

How to build a LoRa® application with STM32CubeWL

Introduction

This application note guides the user through all the steps required to build specific LoRa[®] applications based on STM32WL Series microcontrollers.

LoRa[®] is a type of wireless telecommunication network designed to allow long-range communications at a very-low bitrate and to enable long-life battery-operated sensors. LoRaWAN[®] defines the communication and security protocol that ensures the interoperability with the LoRa[®] network.

The firmware in the STM32CubeWL MCU Package is compliant with the LoRa Alliance® specification protocol named LoRaWAN® and has the following main features:

- · Application integration ready
- Easy add-on of the low-power LoRa[®] solution
- · Extremely low CPU load
- · No latency requirements
- · Small STM32 memory footprint
- · Low-power timing services

The firmware of the STM32CubeWL MCU Package is based on the STM32Cube HAL drivers.

This document provides customer application examples on the STM32WL Nucleo boards NUCLEO_WL55JC (order codes NUCLEO-WL55JC1 for high-frequency band and NUCLEO-WL55JC2 for low-frequency band).

To fully benefit from the information in this application note and to create an application, the user must be familiar with the STM32 microcontrollers, the LoRa® technology, and understand system services such as low-power management and task sequencing.



Note:

1 General information

The STM32CubeWL runs on STM32WL Series microcontrollers based on the Arm® Cortex®-M processor.

Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

Table 1. Acronyms and terms

Acronym	Definition
ABP	Activation by personalization
ADR	Adaptive data rate
BSP	Board support package
DC/DC	Direct current to direct current converter
HAL	Hardware abstraction layer
IoT	Internet of things
IPCC	Inter-processor communication controller
IRQ	Interrupt request
LBT	Listen before talk
LoRa	Long range radio technology
LoRaWAN	LoRa wide-area network
LPWAN	Low-power wide-area network
MAC	Media access control
MCPS	MAC common part sublayer
MIB	MAC information base
MLME	MAC sublayer management entity
MSC	Message sequence chart
OTAA	Over-the-air activation
PA	Power amplifier
PER	Packet error rate
PRBS	Pseudo-random bit sequence
RSSI	Receive signal strength indicator
Rx	Reception
SWD	Serial-wire debug
<target></target>	STM32WL Nucleo boards (NUCLEO-WL55JC)
Tx	Transmission

AN5406 - Rev 6 page 2/77



Reference documents

[1]	LoRaWAN 1.0.3 Specification by LoRa Alliance® Specification Protocol — 2018, January
[2]	Application note LoRaWAN® AT commands for STM32CubeWL (AN5481)
[3]	User manual Description of STM32WL HAL and low-layer drivers (UM2642)
[4]	IEEE Std 802.15.4TM - 2011. Low-Rate Wireless Personal Area Networks (LR-WPANs)
[5]	Application note Long packet with STM32CubeWL (AN5687)
[6]	Application note Integration guide of SBSFU on STM32CubeWL (including KMS) (AN5544)
[7]	Application note How to secure LoRaWAN® and Sigfox™ with STM32CubeWL (AN5682)

LoRa standard

Refer to document [1] for more details on LoRa and LoRaWAN recommendations.

AN5406 - Rev 6 page 3/77



2 STM32CubeWL overview

The firmware of the STM32CubeWL MCU Package includes the following resources (see Figure 1):

- Board support package: STM32WLxx_Nucleo drivers
- STM32WLxx_HAL_Driver
- Middleware:
 - LoRaWAN containing:
 - LoRaWAN layer
 - LoRa utilities
 - LoRa software crypto engine
 - LoRa state machine
 - SubGHz Phy layer middleware containing the radio and radio driver interfaces
- LoRaWAN applications:
 - LoRaWAN AT Slave (SingleCore and DualCore)
 - LoRaWAN_End_Node (SingleCore, DualCore, SingleCore with FreeRTOS and DualCore with FreeRTOS)
- SubGHz Phy application:
 - SubGHz_Phy_PingPong (SingleCore and DualCore)
 - SubGHz_Phy_Per (SingleCore)


In addition, this application provides an efficient system integration with the following:

- a sequencer to execute the tasks in background and to enter low-power mode when there is no activity
- a timer server to provide virtual timers running on RTC (in Stop and Standby modes) to the application For more details refer to Section 8 Utilities description.

AN5406 - Rev 6 page 4/77







AN5406 - Rev 6 page 5/77



3 SubGHz HAL driver

This section focuses on the SubGHz HAL (other HAL functions such as timers or GPIO are not detailed).

The SubGHz HAL is directly on top of the sub-GHz radio peripheral (see Figure 3. Static LoRa architecture).

The SubGHz HAL driver is based on a simple one-shot command-oriented architecture (no complete processes). Therefore, no LL driver is defined.

This SubGHz HAL driver is composed the following main parts:

- Handle, initialization and configuration data structures
- Initialization APIs
- Configuration and control APIs
- MSP and event callbacks
- Bus I/O operation based on the SUBGHZ SPI (Intrinsic services)

As the HAL APIs are mainly based on the bus services to send commands in one-shot operations, no functional state machine is used except the RESET/READY HAL states.

3.1 SubGHz resources

The following HAL SubGHz APIs are called at the initialization of the radio:

- Declare a SUBGHZ_HandleTypeDef handle structure.
- Initialize the sub-GHz radio peripheral by calling the HAL SUBGHZ Init(&hUserSubghz) API.
- Initialize the SubGHz low-level resources by implementing the HAL SUBGHZ MspInit() API:
 - PWR configuration: Enable wakeup signal of the sub-GHz radio peripheral.
 - NVIC configuration:
 - Enable the NVIC radio IRQ interrupts.
 - Configure the sub-GHz radio interrupt priority.

The following HAL radio interrupt is called in the stm32wlxx it.c file:

• HAL SUBGHZ IRQHandler in the SUBGHZ_Radio_IRQHandler.

3.2 SubGHz data transfers

The Set command operation is performed in polling mode with the ${\tt HAL_SUBGHZ_ExecSetCmd}$ (); API.

The Get Status operation is performed using polling mode with the HAL SUBGHZ ExecGetCmd(); API.

The read/write register accesses are performed in polling mode with following APIs:

- HAL_SUBGHZ_WriteRegister();
- HAL SUBGHZ ReadRegister();
- HAL SUBGHZ WriteRegisters();
- HAL SUBGHZ ReadRegisters();
- HAL SUBGHZ WriteBuffer();
- HAL SUBGHZ ReadBuffer();

AN5406 - Rev 6 page 6/77



4 BSP STM32WL Nucleo boards

This BSP driver provides a set of functions to manage radio RF services, such as RF switch settings and control, TCXO settings, and DC/DC settings.

Note:

The radio middleware (SubGHz_Phy) interfaces the radio BSP via radio_board_if.c/h interface file. When a custom user board is used, it is recommended to perform one of the following:

- First option
 - Copy the BSP/STM32WLxx Nucleo/ directory.
 - Rename and update the user BSP APIs with:
 - user RF switch configuration and control (such as pin control or number of port)
 - user TCXO configuration
 - user DC/DC configuration
 - replace in the IDE project the STM32WLxx_Nucleo BSP files by the user BSP files.
- Second option
 - Disable USE_BSP_DRIVER in Core/Inc/platform.h and implement the BSP functions directly into radio board if.c.

4.1 Frequency band

Two types of Nucleo board are available on the STM32WL Series:

- NUCLEO-WL55JC1: high-frequency-band, tuned for frequency between 865 MHz and 930 MHz
- NUCLEO-WL55JC2: low-frequency-band, tuned for frequency between 470 MHz and 520 MHz

If the user tries to run a firmware compiled at 868 MHz on a low-frequency-band board, very poor RF performances are expected.

The firmware does not check the band of the board on which it runs.

4.2 RF switch

The STM32WL Nucleo board embeds an RF 3-port switch (SP3T) to address, with the same board, the following modes:

- · high-power transmission
- low-power transmission
- · reception

Table 2. BSP radio switch

Function	Description
int32_t BSP_RADIO_Init(void)	Initializes the RF switch.
BSP_RADIO_ConfigRFSwitch(BSP_RADIO_Switch_TypeDef Config)	Configures the RF switch.
int32_t BSP_RADIO_DeInit (void)	De-initializes the RF switch.
<pre>int32_t BSP_RADIO_GetTxConfig(void)</pre>	Returns the board configuration: high power, low power or both.

The RF states versus the switch configuration are given in the table below.

Table 3. RF states versus switch configuration

RF state	FE_CTRL1	FE_CTRL2	FE_CTRL3
High-power transmission	Low	High	High
Low-power transmission	High	High	High
Reception	High	Low	High

AN5406 - Rev 6 page 7/77



4.3 RF wakeup time

The sub-GHz radio wakeup time is recovered with the following API.

Table 4. BSP radio wakeup time

Function	Description
uint32_t BSP_RADIO_GetWakeUpTime(void)	Returns RF_WAKEUP_TIME value.

The user must start the TCXO by setting the command RADIO_SET_TCXOMODE with a timeout depending of the application.

The timeout value can be updated in radio_conf.h. Default template value is the following:

#define RF WAKEUP TIME 10

4.4 TCXO

Various oscillator types can be mounted on the user application. On the STM32WL Nucleo boards, a temperature compensated crystal oscillator (TCXO) is used to achieve a better frequency accuracy.

Table 5. BSP radio TCXO

Function	Description
uint32_t BSP_RADIO_IsTCXO (void)	Returns IS_TCXO_SUPPORTED value.

The TCXO mode is defined by the STM32WL Nucleo BSP by selecting USE BSP DRIVER

in Core/Inc/platform.h.

If the user wants to update this value (no NUCLEO board compliant), or if the BSP is not present, the TXCO mode can be updated in radio board if.h. Default template value is the following:

#define IS_TCXO_SUPPORTED 1U

4.5 Power regulation

Depending on the user application, a LDO or an SMPS (also named DC/DC) is used for power regulation. An SMPS is used on the STM32WL Nucleo boards.

Table 6. BSP radio SMPS

Function	Description
uint32_t BSP_RADIO_IsDCDC (void)	Returns IS_DCDC_SUPPORTED value.

The DC/DC mode is defined by the STM32WL Nucleo BSP by selecting USE BSP DRIVER

in Core/Inc/platform.h.

If the user wants to update this value (no NUCLEO board compliant), or if the BSP is not present, the DC/DC mode can be updated in radio board if.h. Default template value is defined below:

#define IS_DCDC_SUPPORTED
10

The SMPS on the board can be disabled by setting $IS_DCDC_SUPPORTED = 0$.

AN5406 - Rev 6 page 8/77




4.6 STM32WL Nucleo board schematic

The figure below details the STM32WL Nucleo board (MB1389 reference board) schematic, highlighting some useful signals:

- control switches on PC4, PC5 and PC3
- TCXO control voltage pin on PB0
- debug lines on PB12, PB13 and PB14
- system clock on PA8
- SCK on PA5
- MISO on PA6
- MOSI on PA7

Figure 2. NUCLEO-WL55JC schematic



AN5406 - Rev 6 page 9/77



5 LoRaWAN stack description

The firmware of the STM32CubeWL MCU Package includes STM32WL resources such as:

- STM32WLxx Nucleo drivers
- STM32WLxx HAL drivers
- LoRaWAN middleware
- SubGHz physical layer middleware
- LoRaWAN application example
- Utilities

The LoRaWAN stack middleware for STM32 microcontrollers is split into several modules:

Table 7. LoRaWAN stack description

Module	Description	Location
LoRaMAC layer	implements the Link Layer specification	Middlewares\Third_Party\LoRaWAN\Mac
Region layer	implements the Regional Parameters specification as dependant interface for the LoRaMAC layer module	Middlewares\Third_Party\LoRaWAN\Mac\Region
LoRa crypto	implements AES/CMAC algorithms and interface with SecureEngine element	Middlewares\Third_Party\LoRaWAN\Crypto
LmHandler	implements the LoRaMac Handler public interface, Certification specifications and FUOTA packages	Middlewares\Third_Party\LoRaWAN\LmHandler
LoRa utilities	implements the common utility functions	Middlewares\Third_Party\LoRaWAN\Utilities

Several LoRaWAN features are implemented in compliance with the LoRa Allicance protocol specifications:

- From the Link Layer specification:
 - On-board LoRaWAN Class A, Class B and Class C protocol stack
 - End-device activation either through OTAA or through activation-by-personalization (ABP)
 - Adaptive data-rate support
- From the Regional Parameters specification:
 - EU 868 MHz ISM band ETSI compliant
 - EU 433 MHz ISM band ETSI compliant
 - US 915 MHz ISM band FCC compliant
 - KR 920 MHz ISM band defined by Korean government
 - RU 864 MHz ISM band defined by Russian regulation
 - CN 779 MHz and CN470Mhz ISM band defined by Chinese government
 - AS 923 MHz ISM band defined by Asian governments
 - AU 915 MHz ISM band defined by Australian government
 - IN 865 MHz ISM band defined by Indian government

Additionally, the LoRaWAN stack integrates:

- · Certification solution in accordance with the specifications described as below
- NVM Context Management to prevent power off loss of context
- Low-power integration by standby/sleep radio states

AN5406 - Rev 6 page 10/77



5.1 LoRaWAN specifications version

The Link Layer specification and the Regional Parameters specifications are defined by the LoRa-Alliance.

The LoRaWAN stack implements 2 different versions based on the Semtech stack deliveries:

- LoRaWAN Link Layer 1.0.3 Specification + LoRaWAN 1.0.3 Regional Parameters Specification
- LoRaWAN Link Layer 1.0.4 Specification (TS001-1.0.4) + LoRaWAN 2-1.0.1 Regional Parameters Specification (RP002-1.0.1)

It is mandatory to select the adapted version of the stack with the expected LoRaWAN Server configuration.

5.2 LoRaWAN certification

The system including the NUCLEO-WL55JC board and the STM32CubeWL firmware modem application has been verified by LoRaWAN TestHouse and passed the certification for EU868, IN865, KR920, AS923 & US915 bands.

The LoRaWAN certification implementation depend of the LoRaWAN specification version used:

Table 8. LoRaWAN certification

LoRaWAN specification version	LoRaWAN certification specification
	LoRa Alliance End Device Certification Requirements for AS923MHz ISM Band Devices v1.1.0
	LoRa Alliance End Device Certification Requirements for EU863-870 MHz ISM Band Devices v1.6.0
LoRaWAN Link Layer 1.0.3 Specification	LoRa Alliance End Device Certification Requirements for India 865-867 MHz ISM Band v1.1.0
	LoRa Alliance End Device Certification Requirements for South Korea 920-923MHz ISM Band Devices v1.2.0
	LoRa Alliance End Device Certification Requirements for US and Canada 902-928 MHz ISM Band v1.5.0
LoRaWAN Link Layer 1.0.4	LoRaWAN 1.0.4 End Device Certification Requirements for All Regions
Specification (TS001-1.0.4)	LoRaWAN Certification Protocol 1.0.0 Specification (TS009-1.0.0)

AN5406 - Rev 6 page 11/77



5.3 Architecture

5.3.1 Static view

The figure below describes the main design of the firmware for the LoRa application.

LoRa application (LoRaWAN AT Slave, LoRaWAN End Node, SubGhz_Phy_PingPong or SubGhz_Phy_Per) LoRaWAN middleware LmHandler.h Utilities LmHandler LoRaMAC LoRa crypto Timer server radio.h SubGHz Phy middleware Sequencer radio.c Debug trace Low-power radio_driver.c mode Board support package (BSP) Hardware abstraction layer APIs (HAL) NVIC SubGHz RCC **GPIO** RTC Sub-GHz radio system peripheral

Figure 3. Static LoRa architecture

The HAL uses STM32Cube APIs to drive the MCU hardware required by the application. Only specific hardware is included in the LoRa middleware as it is mandatory to run a LoRa application.

The RTC provides a centralized time unit that continues to run even in low-power mode (Stop 2 mode). The RTC alarm is used to wake up the system at specific timings managed by the timer server.

The SubGHz_Phy middleware uses the HAL SubGHz to control the radio (see the above figure). For more details, refer to Section 7

The MAC controls the SubGHz_Phy using the 802.15.4 model. The MAC interfaces with the SubGHz_Phy driver and uses the timer server to add or remove timed tasks.

Since the state machine that controls the LoRa Class A is sensitive, an intermediate level of software is inserted (LmHandler.c) between the MAC and the application (refer to LoRaMAC driver in the above figure). With a limited set of APIs, the user is free to implement the Class A state machine at application level. For more details, refer to Section 6.

The application, built around an infinite loop, manages the low-power mode, runs the interrupt handlers (alarm or GPIO) and calls the LoRa Class A if any task must be done.

AN5406 - Rev 6 page 12/77



5.3.2 Dynamic view

The MSC (message sequence chart) shown in the figure below depicts a Class A device transmitting an application data and receiving application data from the server.




Figure 4. Class A Tx and Rx processing MSC

Once the radio has completed the application data transmission, an asynchronous RadioIRQ wakes up the system. The RadioIsr here calls txDone in the handler mode.

All Radiolsr and MAC timer call a LoraMacProcessNotify callback to request the application layer to update the LoraMAC state and to do further processing when needed.

For instance, at the end of the reception, rxDone is called in the ISR (handler), but all the Rx packet processing including decryption must not be processed in the ISR. This case is an example of call sequence. If no data is received into the Rx1 window, then another Rx2 window is launched..

5.3.3 Required STM32 peripherals to drive the radio

Sub-GHz radio

The sub-GHz radio peripheral is accessed through the stm32wlxx_hal_subghz HAL.

The sub-GHz radio issues an interrupt through SUBGHZ_Radio_IRQHandler NVIC, to notify a TxDone or RxDone event. More events are listed in the product reference manual.

RTC

The RTC (real-time clock) calendar is used as 32-bit counter running in all power modes from the 32 kHz external oscillator. By default, the RTC is programed to provide 1024 ticks (subseconds) per second. The RTC is programed once at hardware initialization (when the MCU starts for the first time). The RTC output is limited to a 32-bit timer that corresponds to about a 48-day period.

Caution: When changing the tick duration, the user must keep it below 1 ms.

AN5406 - Rev 6 page 13/77



6 LoRaWAN middleware description

6.1 LoRaWAN middleware initialization

The initialization of the LoRaMAC layer is done through the LoRaMacInitialization API, that initializes both the preamble run time of the LoRaMAC layer and the callback primitives of the MCPS and MLME services (see the table below).

Table 9. LoRaWAN middleware initialization

Function	Description
LoRaMacStatus_t LoRaMacInitialization	
(LoRaMacPrimitives_t *primitives,	Initializes the LoRaMAC layer module
LoRaMacCallback_t *callback,	(see Section 6.3 Middleware MAC layer callbacks)
LoRaMacRegion_t region)	

6.2 Middleware MAC layer APIs

The provided APIs follow the definition of "primitive" defined in IEEE802.15.4-2011 (see document [4]).

The interfacing with the LoRaMAC is made through the request-confirm and the indication-response architecture. The application layer can perform a request that the LoRaMAC layer confirms with a confirm primitive. Conversely, the LoRaMAC layer notifies an application layer with the indication primitive in case of any event.

The application layer may respond to an indication with the response primitive. Therefore, all the confirm or indication are implemented using callbacks.

The LoRaMAC layer provides the following services:

MCPS services

In general, the LoRaMAC layer uses the MCPS services for data transmissions and data receptions.

Table 10. MCPS services

Function	Description
LoRaMacStatus_t LoRaMacMcpsRequest (McpsReq t* mcpsRequest, bool allowDelayedTx)	Requests to send Tx data.

MLME services

The LoRaMAC layer uses the MLME services to manage the LoRaWAN network.

Table 11. MLME services

Function	Description
LoRaMacStatus_t LoRaMacMlmeRequest (MlmeReq_t *mlmeRequest)	Generates a join request or requests for a link check.

AN5406 - Rev 6 page 14/77



MIB services

The MIB stores important runtime information (such as MIB_NETWORK_ACTIVATION or MIB_NET_ID) and holds the configuration of the LoRaMAC layer (for example the MIB_ADR, MIB_APP_KEY).

Table 12. MIB services

Function	Description
LoRaMacStatus_t LoRaMacMibSetRequestConfirm (MibRequestConfirm_t *mibSet)	Sets attributes of the LoRaMAC layer.
LoRaMacStatus_t LoRaMacMibGetRequestConfirm (MibRequestConfirm_t *mibGet)	Gets attributes of the LoRaMAC layer.

6.3 Middleware MAC layer callbacks

The LoRaMAC user event functions primitives (also named callbacks) to be implemented by the application are the following:

Table 13. LoRaMacPrimitives_t structure description

Function	Description		
<pre>void (*MacMcpsConfirm)</pre>	Degrapes to a ManaDegrapet		
(McpsConfirm_t *McpsConfirm)	Response to a McpsRequest		
Void (*MacMcpsIndication)			
(McpsIndication_t* McpsIndication, LoRaMacRxStatus_t* RxStatus)	Notifies the application that a received packet is available.		
void (*MacMlmeConfirm)	Managas the LaDaWAN network		
(MlmeConfirm_t *MlmeConfirm)	Manages the LoRaWAN network.		
void (*MacMlmeIndication)			
(MlmeIndication_t* MlmeIndication, LoRaMacRxStatus_t* RxStatus)	Notify the MAC layer that a MAC response is available.		

6.4 Middleware MAC layer timers

Table 14. MAC Timer events

Function	Description	
	Executed on first Rx window timer event by RxWindow1Delay	
<pre>void OnRxWindowlTimerEvent (void* context)</pre>	Normal frame: RxWindowXDelay = ReceiveDelayX – RADIO_WAKEUP_TIME	
	Join frame: RxWindowXDelay = JoinAcceptDelayX – RADIO_WAKEUP_TIME	
<pre>void OnRxWindow2TimerEvent (void* context)</pre>	Executed on first Rx window timer event by RxWindow2Delay	
<pre>void OnTxDelayedTimerEvent (void* context)</pre>	Executed on duty cycle delayed Tx timer event.	
void OnAckTimeoutTimerEvent	Executed on AckTimeout timer event by Acknowledge timeout timer.	
(void* context)	Used for packet retransmissions (only for LoRaWAN version v1.0.3).	

AN5406 - Rev 6 page 15/77



Function	Description
void OnRetransmitTimeoutTimerEvent	Executed on AckTimeout timer event by Acknowledge timeout timer. Used for packet retransmissions (only for
(void* context)	LoRaWAN version v1.0.4).

6.5 Middleware LmHandler application function

The interface to the MAC is done through the MAC interface <code>LoRaMac.h</code> file, in one of the following modes:

· Standard mode

An interface file (LoRaMAC driver, see Figure 3) is provided to let the user start without worrying about the LoRa state machine. This file is located in

Middlewares\Third_Party\LoRaWAN\LmHandler\LmHandler.c and implements:

- a set of APIs to access to the LoRaMAC services
- the LoRa certification test cases that are not visible to the application layer
- Advanced mode

The user accesses directly the MAC layer by including the MAC in the user file.

AN5406 - Rev 6 page 16/77



6.5.1 Operation model

The operation model proposed for the LoRaWAN_End_Node is based on 'event-driven' paradigms including 'time-driven' (see the figure below). The behavior of the LoRa system is triggered either by a timer event or by a radio event plus a guard transition.




Figure 5. Operation model

The next sections detail the LoRaWAN_End_Node and LoRaWAN_AT_Slave APIs used to access the LoRaMAC services. The corresponding interface files are located in

Middlewares\Third Party\LoRaWAN\LmHandler\LmHandler.c

The user must implement the application with these APIs.

An example of LoRaWAN_End_Node application is provided in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN End Node\LoRaWAN\App\lora app.c.

An example of LoRaWAN_AT_Slave application is provided in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_AT_Slave\LoRaWAN\App\lora_app.c.

AN5406 - Rev 6 page 17/77



6.5.2 Main application functions definition

Table 15. LmHandler main functions

Function	Description		
<pre>LmHandlerErrorStatus_t LmHandlerInit (LmHandlerCallbacks_t *handlerCallbacks, uint32_t fwVersion)</pre>	Initialization of the LoRa finite state machine		
LmHandlerErrorStatus_t LmHandlerDeInit(void)	Deinit LoRa state machine, stop all timers, reset MAC parameters, shutdown the radio and remove all existing callbacks references		
LmHandlerErrorStatus_t LmHandlerConfigure (LmHandlerParams_t *handlerParams)	Configuration of all applicative parameters		
<pre>void LmHandlerJoin (ActivationType_t mode, bool forceRejoin)</pre>	Join request to a network either in OTAA or ABP mode. forceRejoin Flag to force the rejoin even if LoRaWAN context can be restored.		
LmHandlerFlagStatus_t LmHandlerJoinStatus (void)	Check whether the Device is joined to the network		
void LmHandlerStop (void)	Stops the LoRa process and waits a new configuration before a rejoin action.		
LmHandlerErrorStatus_t LmHandlerHalt (void)	Halt the LoRa stack with break of current process		
LmHandlerErrorStatus LmHandlerRequestClass (DeviceClass_t newClass)	Requests the MAC layer to change LoRaWAN class.		
<pre>LmHandlerErrorStatus_t LmHandlerSend (LmHandlerAppData_t *appData, LmHandlerMsgTypes_t isTxConfirmed, bool allowDelayedTx)</pre>	Sends an uplink frame. This frame can be either an unconfirmed empty frame or an unconfirmed/confirmed payload frame.		
TimerTime_t LmHandlerGetDutyCycleWaitTime (void)	Gets current duty-cycle wait time		
LmHandlerErrorStatus_t LmHandlerGetVersion	Returns current LoRaWAN specifications version		
<pre>(LmHandlerVersionType_t lmhType, uint32_t *featureVersion)</pre>	Returns current Loravvan specifications version		
LmHandlerErrorStatus_t LmHandlerNvmDataStore (void)	Starts the NVM Data store process (more details in Section 13 LoRaWAN context management description).		

6.6 Application callbacks

Callbacks in the tables below are used for both LoRaWAN_End_Node and LoRaWAN_AT_Slave applications.

Table 16. LmHandlerCallbacks_t callback structure description

Function	Description	
uint8_t GetBatteryLevel (void)	Gets the battery level.	
int16_t GetTemperature (void)	Gets the current temperature (in °C) of the device in q7.8 format.	
<pre>void GetUniqueId (uint8_t *id)</pre>	Gets the board 64-bit unique ID.	
uint32 GetDevAddr (void)	Gets the board 32-bit unique ID (LSB).	
<pre>void OnRestoreContextRequest(void *nvm, uint32_t nvm_size)</pre>	Restores the NVM Data context from the Flash.	

AN5406 - Rev 6 page 18/77



Function	Description		
<pre>void OnStoreContextRequest(void *nvm, uint32_t nvm_size)</pre>	Stores the NVM Data context to the Flash.		
void OnMacProcess (void)	Calls LmHandler Process when a Radio IRQ is received.		
void OnNvmDataChange	Notifies the upper lever that the NVAA context has above		
(LmHandlerNvmContextStates_t state)	Notifies the upper layer that the NVM context has changed.		
void OnNetworkParametersChange	Notifies the upper layer that network parameters have been		
(CommissioningParams_t *params)	set.		
void OnJoinRequest	Notifies the upper layer that a network has been joined.		
(LmHandlerJoinParams_t *params)	Notifies the upper layer that a network has been joined.		
<pre>void OnTxData (LmHandlerTxParams_t *params)</pre>	Notifies the upper layer that a frame has been transmitted.		
<pre>void OnRxData (LmHandlerAppData_t *appData,</pre>	Notifies the upper layer that an applicative frame has been received.		
LmHandlerRxParams_t *params)	received.		
<pre>void OnClassChange (DeviceClass_t deviceClass)</pre>	Confirms the LoRaWAN device class change.		
void OnBeaconStatusChange	Notified the upper lover that the began status has shared		
(LmHandlerBeaconParams_t *params)	Notifies the upper layer that the beacon status has changed.		
void OnBeaconStatusChange	Notifies the upper layer that the beacon status has changed.		
(LmHandlerBeaconParams_t *params)	Notifies the upper layer that the beacon status has changed.		
void OnSysTimeUpdate (void)	Notifies the upper layer that the system time has been updated.		
void OnTxPeriodicityChanged(uint32 t	Is called to change applicative Tx frame period.		
periodicity)	Compliance test protocol callbacks used when TS001-1.0.4 + TS009 1.0.0 are defined.		
void	Is called to change applicative Tx frame control.		
<pre>OnTxFrameCtrlChanged(LmHandlerMsgTypes_t isTxConfirmed)</pre>	Compliance test protocol callbacks used when TS001-1.0.4 + TS009 1.0.0 are defined.		
void	Is called to change the ping period.		
OnPingSlotPeriodicityChanged(uint8_t pingSlotPeriodicity)	Compliance test protocol callbacks used when TS001-1.0.4 + TS009 1.0.0 are defined.		
	Is called to reset the system.		
void OnSystemReset(void)	Compliance test protocol callbacks used when TS001-1.0.4 + TS009 1.0.0 are defined.		

AN5406 - Rev 6 page 19/77



6.7 Extended application functions

 $These\ callbacks\ are\ used\ for\ both\ LoRaWAN_End-Node\ and\ LoRaWAN_AT-Slave\ applications.$

Table 17. Getter/setter functions

Function	Description	
LmHandlerErrorStatus_t LmHandlerGetCurrentClass(DeviceClass_t *deviceClass)	Gets the current LoRaWAN class.	
LmHandlerErrorStatus_t LmHandlerGetDevEUI(uint8_t *devEUI)	Gets the LoRaWAN device EUI.	
LmHandlerErrorStatus_t LmHandlerSetDevEUI(uint8_t *devEUI)	Sets the LoRaWAN device EUI (if OTAA).	
LmHandlerErrorStatus_t LmHandlerGetAppEUI(uint8_t *appEUI)	Gets the LoRaWAN App EUI.	
LmHandlerErrorStatus_t LmHandlerSetAppEUI(uint8_t *appEUI)	Sets the LoRaWAN App EUI.	
LmHandlerErrorStatus_t LmHandlerGetNetworkID(uint32_t *networkId)	Gets the LoRaWAN Network ID.	
LmHandlerErrorStatus_t LmHandlerSetNetworkID uint32_t networkId)	Sets the LoRaWAN Network ID.	
LmHandlerErrorStatus_t LmHandlerGetDevAddr(uint32_t *devAddr)	Gets the LoRaWAN device address.	
LmHandlerErrorStatus_t LmHandlerSetDevAddr(uint32_t devAddr)	Sets the LoRaWAN device address (if ABP).	
LmHandlerErrorStatus_t LmHandlerGetAppKey(uint8_t *appKey)	Gets the LoRaWAN Application Root Key.	
LmHandlerErrorStatus_t LmHandlerSetAppKey(uint8_t *appKey)	Sets the LoRaWAN Application Root Key.	
LmHandlerErrorStatus_t LmHandlerGetNwkKey(uint8_t *nwkKey)	Gets the LoRaWAN Network Root Key.	
LmHandlerErrorStatus_t LmHandlerSetNwkKey(uint8_t *nwkKey)	Sets the LoRaWAN Network Root Key.	
LmHandlerErrorStatus_t LmHandlerGetNwkSKey(uint8_t *nwkSKey)	Gets the LoRaWAN Network Session Key.	
LmHandlerErrorStatus_t LmHandlerSetNwkSKey(uint8_t *nwkSKey)	Sets the LoRaWAN Network Session Key.	
LmHandlerErrorStatus_t LmHandlerGetAppSKey(uint8_t *appSKey)	Gets the LoRaWAN Application Session Key.	
LmHandlerErrorStatus_t LmHandlerSetAppSKey(uint8_t *appSKey)	Sets the LoRaWAN Application Session Key.	
LmHandlerErrorStatus_t LmHandlerGetActiveRegion(LoRaMacRegion_ t *region)	Gets the active region.	
LmHandlerErrorStatus_t LmHandlerSetActiveRegion(LoRaMacRegion_ t region)	Sets the active region.	

AN5406 - Rev 6 page 20/77



Function	Description		
LmHandlerErrorStatus_t LmHandlerGetAdrEnable(bool *adrEnable)	Gets the adaptive data rate state.		
LmHandlerErrorStatus_t LmHandlerSetAdrEnable(bool adrEnable)	Sets the adaptive data rate state.		
<pre>LmHandlerErrorStatus_t LmHandlerGetTxDatarate(int8_t *txDatarate)</pre>	Gets the current Tx data rate.		
<pre>LmHandlerErrorStatus_t LmHandlerSetTxDatarate(int8_t txDatarate)</pre>	Sets the Tx data rate (if adaptive DR disabled).		
LmHandlerErrorStatus_t LmHandlerGetDutyCycleEnable	Gets the current Tx duty cycle state.		
(bool *dutyCycleEnable)			
LmHandlerErrorStatus_t LmHandlerSetDutyCycleEnable	Sets the Tx duty cycle state.		
(bool dutyCycleEnable)			
LmHandlerErrorStatus_t LmHandlerGetRX2Params	Gets the current Rx2 data rate and frequency conf.		
(RxChannelParams_t *rxParams)			
LmHandlerErrorStatus_t LmHandlerSetRX2Params	Sets the Rx2 data rate and frequency conf.		
(RxChannelParams_t *rxParams)			
<pre>LmHandlerErrorStatus_t LmHandlerGetTxPower(int8_t *txPower)</pre>	Gets the current Tx power value.		
LmHandlerErrorStatus_t LmHandlerSetTxPower(int8_t txPower)	Sets the Tx power value.		
LmHandlerErrorStatus_t LmHandlerGetRx1Delay(uint32_t *rxDelay)	Gets the current Rx1 delay (after Tx window).		
<pre>LmHandlerErrorStatus_t LmHandlerSetRx1Delay(uint32_t rxDelay)</pre>	Sets the Rx1 delay (after Tx window).		
LmHandlerErrorStatus_t LmHandlerGetRx2Delay(uint32_t *rxDelay)	Gets the current Rx2 delay (after Tx window).		
LmHandlerErrorStatus_t LmHandlerSetRx2Delay(uint32_t rxDelay)	Sets the Rx2 delay (after Tx window).		
LmHandlerErrorStatus_t LmHandlerGetJoinRx1Delay(uint32_t *rxDelay)	Gets the current Join Rx1 delay (after Tx window).		
LmHandlerErrorStatus_t LmHandlerSetJoinRx1Delay(uint32_t rxDelay)	Sets the Join Rx1 delay (after Tx window).		
LmHandlerErrorStatus_t LmHandlerGetJoinRx2Delay(uint32_t *rxDelay)	Get the current Join Rx2 delay (after Tx window)		
LmHandlerErrorStatus_t LmHandlerSetJoinRx2Delay(uint32_t rxDelay)	Sets the Join Rx2 delay (after Tx window).		
LmHandlerErrorStatus_t LmHandlerGetPingPeriodicity	Gets the current Rx Ping Slot periodicity (If LORAMAC_CLASSB_ENABLED).		

AN5406 - Rev 6 page 21/77



Function	Description		
(uint8_t pingPeriodicity)			
<pre>LmHandlerErrorStatus_t LmHandlerSetPingPeriodicity (uint8 t pingPeriodicity)</pre>	Sets the Rx Ping Slot periodicity (If LORAMAC_CLASSB_ENABLED).		
LmHandlerErrorStatus_t LmHandlerGetBeaconState (BeaconState_t *beaconState)	Gets the beacon state (If LORAMAC_CLASSB_ENABLED).		
LmHandlerErrorStatus_t LmHandlerDeviceTimeReq(void)	Requests network server time update.		
LmHandlerErrorStatus_t LmHandlerLinkCheckReq(void)	Requests Link connectivity check.		
LmHandlerErrorStatus_t LmHandlerPingSlotReq(uint8_t periodicity)	Informs the server on the ping-slot periodicity to use.		

AN5406 - Rev 6 page 22/77



7 SubGHz_Phy layer middleware description

The radio abstraction layer is composed of two layers:

- high-level layer (radio.c)
 - It provides a high-level radio interface to the stack middleware. It also maintains radio states, processes interrupts and manages timeouts. It records callbacks and calls them when radio events occur.
- low-level radio drivers
 - It is an abstraction layer to the RF interface. This layer knows about the register name and structure, as well as detailed sequence. It is not aware about hardware interface.

The SubGHz_Phy layer middleware contains the radio abstraction layer that interfaces directly on top of the hardware interface provided by BSP (refer Section 4).

The SubGHz Phy middleware directory is divided in two parts:

- radio.c: contains a set of all radio generic callbacks, calling radio_driver functions. This set of APIs is meant to be generic and identical for all radios.
- radio driver.c: low-level radio drivers

radio_conf.h contains radio application configuration like RF_WAKEUP_TIME, DC/DC dynamic settings, XTAL_FREQ.

AN5406 - Rev 6 page 23/77



7.1 Middleware radio driver structure

A radio generic structure ($struct\ Radio_s\ Radio\ \{\}$;) is defined to register all the callbacks, with the fields detailed in the table below.

Table 18. Radio_s structure callbacks

Callback	Description	
RadioInit	Initializes the radio.	
RadioGetStatus	Returns the current radio status.	
RadioSetModem	Configures the radio with the given modem.	
RadioSetChannel	Sets the channel frequency.	
RadioIsChannelFree	Checks if the channel is free for the given time.	
RadioRandom	Generates a 32-bit random value based on the RSSI readings.	
RadioSetRxConfig	Sets the reception parameters.	
RadioSetTxConfig	Sets the transmission parameters.	
RadioCheckRfFrequenc	Checks if the given RF frequency is supported by the hardware.	
RadioTimeOnAir	Computes the packet time on air (in ms), for the given payload.	
RadioSend	Prepares the packet to be sent and starts the radio in transmission.	
RadioSleep	Sets the radio in Sleep mode.	
RadioStandby	Sets the radio in Standby mode.	
RadioRx	Sets the radio in reception mode for the given time.	
RadioStartCad	Starts a CAD (channel activity detection).	
RadioSetTxContinuousWave	Sets the radio in continuous-wave transmission mode.	
RadioRssi	Reads the current RSSI value.	
RadioWrite	Writes the radio register at the specified address.	
RadioRead	Reads the radio register at the specified address.	
RadioSetMaxPayloadLength	Sets the maximum payload length.	
RadioSetPublicNetwork	Sets the network to public or private, and updates the sync byte.	
RadioGetWakeUpTime	Gets the time required for the radio to exit Sleep mode.	
RadioIrqProcess	Processes radio IRQ.	
RadioRxBoosted	Sets the radio in reception mode with max LNA gain for the given time.	
RadioSetRxDutyCycle	Sets the Rx duty-cycle management parameters.	
RadioTxPrbs	Sets the transmitter in continuous PRBS mode.	
RadioTxCw	Sets the transmitter in continuous unmodulated carrier mode.	

AN5406 - Rev 6 page 24/77



7.2 Radio IRQ interrupts

The possible sub-GHz radio interrupt sources are detailed in the table below.

Table 19. Radio IRQ bit mapping and definition

Bit	Source	Description	Packet type	Operation
0	txDone	Packet transmission finished		Tx
1	rxDone	Packet reception finished	LoRa and GFSK	
2	PreambleDetected	Preamble detected		Rx
3	SyncDetected	Synchronization word valid	GFSK	
4	HeaderValid	Header valid	LoRa	
5	HeaderErr	Header error	LURA	
6	Err	Preamble, sync word, address, CRC or length error	GFSK	
	CrcErr	CRC error		
7	CadDone	Channel activity detection finished	LoRa	CAD
8	CadDetected	Channel activity detected		CAD
9	Timeout	Rx or Tx timeout	LoRa and GFSK	Rx and Tx

For more details, refer to the product reference manual.

AN5406 - Rev 6 page 25/77



8 Utilities description

Utilities are located in the \Utilities directory.

Main APIs are described below. Secondary APIs and additional information can be found on the header files related to the drivers.

8.1 Sequencer

The sequencer provides a robust and easy framework to execute tasks in the background and enters low-power mode when there is no more activity. The sequencer implements a mechanism to prevent race conditions.

In addition, the sequencer provides an event feature allowing any function to wait for an event (where particular event is set by interrupt) and MIPS and power to be easily saved in any application that implements "run to completion" command.

The utilities_def.h file located in the project sub-folder is used to configure the task and event IDs. The ones already listed must not be removed.

The sequencer is not an OS. Any task is run to completion and cannot switch to another task like an RTOS can do on the RTOS tick unless a task suspends itself by calling <code>UTIL_SEQ_WaitEvt</code>. Moreover, one single-memory stack is used. The sequencer is an advanced 'while loop' centralizing task and event bitmap flags.

The sequencer provides the following features:

- · Advanced and packaged while loop system
- Support up to 32 tasks and 32 events
- · Task registration and execution
- · Wait for an event and set event
- Task priority setting
- · Race condition safe low-power entry

To use the sequencer, the application must perform the following:

- Set the number of maximum of supported functions, by defining a value for UTIL SEQ CONF TASK NBR.
- Register a function to be supported by the sequencer with UTIL SEQ RegTask().
- Start the sequencer by calling UTIL SEQ Run () to run a background while loop.
- Call UTIL SEQ SetTask() when a function needs to be executed.

The sequencer utility is located in Utilities\sequencer\stm32 seq.c.

Table 20. Sequencer APIs

Function	Description
<pre>void UTIL_SEQ_Idle(void)</pre>	Called (in critical section - PRIMASK) when there is nothing to execute.
<pre>void UTIL_SEQ_Run(UTIL_SEQ_bm_t mask_bm)</pre>	Requests the sequencer to execute functions that are pending and enabled in the mask mask_bm.
<pre>void UTIL_SEQ_RegTask(UTIL_SEQ_bm_t task_id_bm, uint32_t flags, void (*task) (void))</pre>	Registers a function (task) associated with a signal (task_id_bm) in the sequencer. The task_id_bm must have a single bit set.
<pre>void UTIL_SEQ_SetTask(UTIL_SEQ_bm_t taskId_bm, uint32_t task_Prio)</pre>	Requests the function associated with the task_id_bm to be executed. The task_prio is evaluated by the sequencer only when a function has finished. If several functions are pending at any one time, the one with the highest priority (0) is executed.
<pre>void UTIL_SEQ_WaitEvt(UTIL_SEQ_bm_t EvtId_bm);</pre>	Waits for a specific event to be set.
<pre>void UTIL_SEQ_SetEvt(UTIL_SEQ_bm_t EvtId_bm);</pre>	Sets an event that waits with <code>UTIL_SEQ_WaitEvt()</code> .

AN5406 - Rev 6 page 26/77



The figure below compares the standard while-loop implementation with the sequencer while-loop implementation.

Table 21. While-loop standard vs. sequencer implementation

```
Standard way
                                                                   Sequencer way
While(1)
                                                    /*Flag1 and Flag2 are bitmasks*/
                                                    UTIL_SEQ_RegTask(flag1, Fct1());
  if(flag1)
                                                    UTIL SEQ RegTask(flag2, Fct2());
   flag1=0;
                                                    While(1)
   Fct1();
                                                        UTIL_SEQ_Run();
  if(flag2)
    flag2=0;
   Fct2();
                                                    void UTIL_SEQ_Idle( void )
 /*Flags are checked in critical section
                                                      LPM EnterLowPower();
to avoid race conditions*/ /*Note: in the
critical section, NVIC records Interrupt source
and system will wake up if asleep */
__disable_irq();
 ____if (!( flag1 || flag2))
   /*Enter LowPower if nothing else to do*/
LPM_EnterLowPower();
    _enable_irq();
  /*Irq executed here*/
                                                    Void some Irq(void) /*handler context*/
Void some Irq(void) /*handler context*/
                                                     UTIL_SEQ_SetTask(flag2); /*will execute
   flag2=1; /*will execute Fct2*/
                                                    Fct2*/
```

AN5406 - Rev 6 page 27/77



8.2 Timer server

The timer server allows the user to request timed-tasks execution. As the hardware timer is based on the RTC, the time is always counted, even in low-power modes.

The timer server provides a reliable clock for the user and the stack. The user can request as many timers as the application requires.

The timer server is located in $Utilities \times 32_{timer.c.}$

Table 22. Timer server APIs

Function	Description
UTIL_TIMER_Status_t UTIL_TIMER_Init(void)	Initializes the timer server.
UTIL_TIMER_Status_t UTIL_TIMER_Create	
(UTIL_TIMER_Object_t *TimerObject, uint32_t PeriodValue,	Creates the timer object and associates a callback function when timer elapses.
UTIL_TIMER_Mode_t Mode, void (*Callback)	
(void*), void *Argument)	
UTIL_TIMER_Status_t	
UTIL_TIMER_SetPeriod(UTIL_TIMER_Object_t *TimerObject,	Updates the period and starts the timer with a timeout value (milliseconds).
uint32_t NewPeriodValue)	
UTIL_TIMER_Status_t UTIL_TIMER_Start	Starts and adds the timer object to the list of timer events.
(UTIL_TIMER_Object_t *TimerObject)	
UTIL_TIMER_Status_t UTIL_TIMER_Stop	Stops and removes the timer object from the list of timer events.
(UTIL_TIMER_Object_t *TimerObject)	

8.3 Low-power functions

The <code>low-power</code> utility centralizes the low-power requirement of separate modules implemented by the firmware and manages the low-power entry when the system enters idle mode. For example, when the DMA is used to print data to the console, the system must not enter a low-power mode below Sleep mode because the DMA clock is switched off in Stop mode

The APIs presented in the table below are used to manage the low-power modes of the core MCU. The low-power utility is located in <code>Utilities\lpm\tiny_lpm\stm32_lpm.c</code>.

Table 23. Low-power APIs

Function	Description
<pre>void UTIL_LPM_EnterLowPower(void)</pre>	Enters the selected low-power mode. Called by the idle state of the system
<pre>void UTIL_LPM_SetStopMode(UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state);</pre>	Sets Stop mode. id defines the process mode requested: UTIL_LPM_ENABLE or UTIL_LPM_DISABLE.(1)
<pre>void UTIL_LPM_SetOffMode(UTIL_LPM_bm_t lpm_id_bm, UTIL_LPM_State_t state);</pre>	Sets Stop mode. id defines the process mode requested: UTIL_LPM_ENABLE or UTIL_LPM_DISABLE.
UTIL_LPM_Mode_t UTIL_LPM_GetMode(void)	Returns the currently selected low-power mode.

1. Bitmaps for which the shift values are defined in utilities def.h.

AN5406 - Rev 6 page 28/77



The default low-power mode is Off mode, which may be Standby or Shutdown mode (defined in void PWR EnterOffMode (void) from Table 24):

- If Stop mode is disabled by at least one firmware module and low-power is entered, Sleep mode is selected.
- If Stop mode is not disabled by any firmware module, Off mode is disabled by at least one firmware module, and low-power is entered. Stop mode is selected.
- If Stop mode is not disabled by any firmware module, Off mode is not disabled by any firmware module, and low-power is entered. Off mode is selected.

Figure 6 depicts the behavior with three different firmware modules setting dependently their low-power requirements and low-power mode, selected when the system enters a low-power mode.




Figure 6. Example of low-power mode dynamic view

AN5406 - Rev 6 page 29/77



Low-level APIs must be implemented to define what the system must do to enter/exit a low-power mode. These functions are implemented in $stm32\ lpm\ if.c$ of project sub-folder.

Table 24. Low-level APIs

Function	Description
void PWR_EnterSleepMode (void)	API called before entering Sleep mode
void PWR_ExitSleepMode (void)	API called on exiting Sleep mode
void PWR_EnterStopMode (void)	API called before Stop mode
void PWR_ExitStopMode (void)	API called on exiting Stop mode
void PWR_EnterOffMode (void)	API called before entering Off mode
void PWR_ExitOffMode(void)	API called on exiting Off mode

In Sleep mode, the core clock is stopped. Each peripheral clock can be gated or not. The power is maintained on all peripherals.

In Stop 2 mode, most peripheral clocks are stopped. Most peripheral supplies are switched off. Some registers of the peripherals are not retained and must be reinitialized on Stop 2 mode exit. Memory and core registers are retained.

In Standby mode, all clocks are switched off except LSI and LSE. All peripheral supplies are switched off (except BOR, backup registers, GPIO pull, and RTC), with no retention (except additional SRAM2 with retention), and must be reinitialized on Standby mode exit. Core registers are not retained and must be reinitialized on Standby mode exit.

Note:

The sub-GHz radio supply is independent of the rest of the system. See the product reference manual for more details.

AN5406 - Rev 6 page 30/77



8.4 System time

The MCU time is referenced to the MCU reset. The system time can record the UNIX® epoch time.

The APIs presented in the table below are used to manage the system time of the core MCU. The systime utility is located in $Utilities\mbox{misc}$ systime.c.

Table 25. System time functions

Function	Description
<pre>void SysTimeSet (SysTime_t sysTime)</pre>	Based on an input UNIX epoch in seconds and sub-seconds, the difference with the MCU time is stored in the backup register (retained even in Standby mode). ⁽¹⁾
SysTime_t SysTimeGet (void)	Gets the current system time. ⁽¹⁾
<pre>uint32_t SysTimeMkTime (const struct tm* localtime)</pre>	Converts local time into UNIX epoch time. (2)
<pre>void SysTimeLocalTime (const uint32_t timestamp, struct tm *localtime)</pre>	Converts UNIX epoch time into local time. (2)

- 1. The system time reference is the UNIX epoch starting January 1st, 1970.
- 2. SysTimeMkTime and SysTimeLocalTime are also provided to convert epoch into tm structure as specified by the time .h interface.

To convert UNIX time to local time, a time zone must be added and leap seconds must be removed. In 2018, 18 leap seconds must be removed. In Paris summertime, there is two hours difference from Greenwich time. Assuming time is set, a local time can be printed on a terminal with the code below.

```
{
SysTime_t UnixEpoch = SysTimeGet();
struct tm localtime;
UnixEpoch.Seconds-=18; /*removing leap seconds*/
UnixEpoch.Seconds+=3600*2; /*adding 2 hours*/
SysTimeLocalTime(UnixEpoch.Seconds, & localtime);
PRINTF ("it's %02dh%02dm%02ds on %02d/%02d/%04d\n\r",
localtime.tm_hour, localtime.tm_min, localtime.tm_sec,
localtime.tm_mday, localtime.tm_mon+1, localtime.tm_year + 1900);
}
```

AN5406 - Rev 6 page 31/77



8.5 Trace

The trace module enables printing data on a COM port using DMA. The APIs presented in the table below are used to manage the trace functions.

The trace utility is located in Utilities\trace\adv_trace\stm32_adv_trace.c.

Table 26. Trace functions

Function	Description
UTIL_ADV_TRACE_Status_t UTIL_ADV_TRACE_Init(void)	TraceInit must be called at the application initialization. Initializes the com or vcom hardware in DMA mode and registers the callback to be processed at DMA transmission completion.
UTIL_ADV_TRACE_Status_t	
UTIL_ADV_TRACE_COND_FSend(uint32_t VerboseLevel,	Converts string format into a buffer and posts it to the circular queue for printing.
uint32_t Region,	
<pre>uint32_t TimeStampState, const char *strFormat,)</pre>	
UTIL_ADV_TRACE_Status_t	
UTIL_ADV_TRACE_COND_Send(uint32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, const uint8_t *pdata, uint16_t length)	Posts data of length = len and posts it to the circular queue for printing.
UTIL_ADV_TRACE_Status_t	
UTIL_ADV_TRACE_COND_ZCSend_Allocation(ui nt32_t VerboseLevel, uint32_t Region, uint32_t TimeStampState, uint16_t length,uint8_t **pData, uint16_t *FifoSize, uint16_t *WritePos)	Writes user formatted data directly in the FIFO (Z-Cpy).

The status values of the trace functions are defined in the structure $\verb|UTIL_ADV_TRACE_Status_t| as follows.$

AN5406 - Rev 6 page 32/77



The UTIL_ADV_TRACE_COND_FSend (..) function can be used:

in polling mode when no real time constraints apply: for example, during application initialization

```
#define APP_PPRINTF(...) do{ } while( UTIL_ADV_TRACE_OK \
!= UTIL_ADV_TRACE_COND_FSend(VLEVEL_ALWAYS, T_REG_OFF, TS_OFF, __VA_ARGS__) )
/* Polling Mode */
```

 in real-time mode: when there is no space left in the circular queue, the string is not added and is not printed out in the com port

```
#define APP_LOG(TS,VL,...)do{
{UTIL_ADV_TRACE_COND_FSend(VL, T_REG_OFF, TS, __VA_ARGS__);} }while(0);)
```

where:

- VL is the VerboseLevel of the trace.
- TS allows a timestamp to be added to the trace (TS_ON or TS_OFF).

The application verbose level is set in Core\Inc\sys conf.h with:

```
#define VERBOSE_LEVEL <VLEVEL>
```

where <code>vlevel</code> can be <code>vlevel_off</code>, <code>vlevel_l</code>, <code>vlevel_M</code>, or <code>vlevel_H</code>.

```
UTIL ADV TRACE COND FSend (..) is displayed only if VLEVEL ≥ VerboseLevel.
```

The buffer length can be increased in case it is saturated in Core\Inc\utilities conf.h with:

```
#define UTIL_ADV_TRACE_TMP_BUF_SIZE 256U
```

The utility provides hooks to be implemented to forbid the system to enter Stop or lower mode while the DMA is active:

```
void UTIL_ADV_TRACE_PreSendHook (void)
{ UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id) , UTIL_LPM_DISABLE ); }</pre>
```

```
void UTIL_ADV_TRACE_PostSendHook (void)
{ UTIL_LPM_SetStopMode((1 << CFG_LPM_UART_TX_Id) , UTIL_LPM_ENABLE );}</pre>
```

AN5406 - Rev 6 page 33/77



9 LoRaWAN_End_Node application

This application measures the battery level and the temperature of the MCU. These values are sent periodically to the LoRa network using the LoRa radio in Class A at 868 MHz.

To launch the LoRaWAN_End_Node project, go to

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node and choose the favorite toolchain folder (in the IDE environment). Select the LoRa project from the proper target board.

Focus on the configuration described below to setup the application.

9.1 LoRaWAN user code sections description

Four main functions are defined as example to implement and use the LoRaWAN stack in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN End Node\LoRaWAN\App\lora app.c.

These functions contain example code under the USER CODE Sections, which can be overwritten to handle the specifics features of the application layer.

Function	Description
void LoRaWAN_Init (void)	Initialize the LoRaWAN Application as described in the Figure 5. Operation model.
static void SendTxData(void)	Example of LoRaWAN Tx process with a generic content payload generation and a LmHandlerSend() call with the temporary payload generated buffer.
<pre>static void OnTxData(LmHandlerTxParams_t *params)</pre>	Example of callback implementation when LoRaWAN application has successfully transmitted a frame. • params parameter contains status of last Tx
<pre>static void OnRxData(LmHandlerAppData_t *appData, LmHandlerRxParams_t *params)</pre>	Example of callback implementation when LoRaWAN application has received a frame. appData parameter contains data received in the last Rx params parameter contains status of last Rx

Table 27. LoRaWAN user functions

9.2 Device configuration

9.2.1 Activation methods and keys

There are two ways to activate a device on the network, either by OTAA or by ABP.

The global variable "ActivationType" in the application must be adjusted to activate the device with the selected mode.

```
static ActivationType_t ActivationType = LORAWAN_DEFAULT_ACTIVATION_TYPE;
```

 $\label{localin} $$\inf \P \operatorname{CS}(\lambda) = \operatorname{CS}(\lambda) . $$ in \Projects < target > \Applications \setminus \operatorname{CRaWAN}_End_Node \setminus \operatorname{CRaWAN}App \setminus \operatorname{CS}(\lambda). $$$

and

```
#define LORAWAN DEFAULT ACTIVATION TYPE ACTIVATION TYPE OTAA
```

in \Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lora_app.h
where ActivationType t enum is defined as follows:

```
typedef enum eActivationType {
   ACTIVATION_TYPE_NONE = 0, /* None */
   ACTIVATION_TYPE_ABP = 1, /* Activation by personalization */
   ACTIVATION_TYPE_OTAA = 2, /* Over the Air Activation */
```

AN5406 - Rev 6 page 34/77



\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\se-identity.h file contains commissioning data useful for device activation.

9.2.2 LoRa Class activation

By default, Class A is defined. To change the class activation (Class A, Class B, or Class C), the user must:

set the code

```
#define LORAWAN_DEFAULT_CLASS CLASS_B;
in
\Projects\<target>\Applications\LoRaWAN\LoRaWAN End Node\LoRaWAN\App\lora app.h
```

set the code

```
#define LORAMAC_CLASSB_ENABLED 1
```

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lorawan_conf.h

9.2.3 Tx trigger

There are two ways to generate an uplink action, with the EventType global variable in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lora_app.c:

- bv timer
- by an external event

with the code

```
static TxEventType_t EventType = TX_ON_TIMER;
```

where TxEventType t enum is defined as follows:

```
typedef enum TxEventType_e {
   TX_ON_TIMER = 0, /* App data transmission issue based on timer */
   TX_ON_EVENT = 1, /* App data transmission by external event */
}TxEventType_t;
```

The TX ON EVENT feature uses the button 1 as event in the LoRaWAN End Node application.

9.2.4 Duty cycle

The duty cycle value (in ms) to be used for the application is defined in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lora_app.h, with the code below (for example):

```
#define APP_TX_DUTYCYCLE 10000 /* 10s duty cycle */
```

9.2.5 Application port

The application port to be used for the application is defined in

```
#define LORAWAN_APP_PORT 2
```

Note: LORAWAN_APP_PORT must not use port 224 that is reserved for certification.

9.2.6 Confirm/unconfirmed mode

The confirm/unconfirmed mode to be used for the application is defined in

AN5406 - Rev 6 page 35/77



\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lora_app.h, with the code below:

#define LORAWAN DEFAULT CONFIRMED MSG STATE

LORAMAC HANDLER UNCONFIRMED MSG

9.2.7 Data buffer size

The size of the buffer sent to the network is defined in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lora_app.h, with the code below:

#define LORAWAN APP DATA BUFFER MAX SIZE

242

9.2.8 Adaptive data rate (ADR)

The ADR is enabled in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lora_app.h, with the code below:

#define LORAWAN ADR STATE

LORAMAC HANDLER ADR ON

When the ADR is disabled, the default rate is set in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lora_app.h, with the code below:

#define LORAWAN DEFAULT DATA RATE

DR 0

9.2.9 Ping periodicity

If the device is able to switch in Class B, the default Rx Ping slot periodicity must be enabled in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lora_app.h with the code below.

```
#define LORAWAN DEFAULT PING SLOT PERIODICITY 4
```

where the expected value must be in the 0-7 range.

The resulting period time is defined by:

```
period = 2^LORAWAN_DEFAULT_PING_SLOT_PERIODICITY
```

9.2.10 LoRa band selection

The region and its corresponding band selection are defined in \Projects\<target>

\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\Target\lorawan_conf.h with the code below:

```
#define REGION_AS923
#define REGION_CN470
#define REGION_CN779
#define REGION_EU433
#define REGION_EU868
#define REGION_KR920
#define REGION_IN865
#define REGION_IN865
#define REGION_RU8915
#define REGION_RU864
```

Note:

Several regions can be defined on the same application.

Depending on the region, the default active region must be defined in \Projects\<target>

 $\label{local-with-the-code} $$\operatorname{LoRaWAN_End_Node}\operatorname{Core\Inc\sys_conf.h}$ with the code (example for Europe)$

#define ACTIVE REGION LORAMAC REGION EU868

AN5406 - Rev 6 page 36/77



9.2.11 Context management

The context management is defined in

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_End_Node\LoRaWAN\App\lorawan_conf.h with the code below:

```
#define CONTEXT_MANAGEMENT_ENABLED 1
```

More details of this feature in Section 13 LoRaWAN context management description.

9.2.12 Debug switch

The debug mode is enabled in \Projects\<target>

\Applications\LoRaWAN\LoRaWAN_End_Node\Core\Inc\sys_conf.h with the code below:

```
\#define DEBUGGER_ENABLED 1 /* ON=1, OFF=0 */
```

The debug mode enables the SWD pins, even when the MCU goes in low-power mode.

Note:

In order to enable a true low-power, #define DEBUGGER ENABLED must be reset.

Some additional defines activate monitoring (probes) of some internal RF signal for debug:

#define DEBUG_SUBGHZSPI_MONITORING_ENABLED	0
#define DEBUG_RF_NRESET_ENABLED_ENABLED	0
#define DEBUG_RF_HSE32RDY_ENABLED_ENABLED	0
#define DEBUG_RF_SMPSRDY_ENABLED	0
#define DEBUG_RF_LDORDY_ENABLED	0
#define DEBUG_RF_DTB1_ENABLED	0
#define DEBUG_RF_BUSY_ENABLED	0

9.2.13 Low-power switch

When the system is in idle, it enters the low-power Stop 2 mode.

This entry in Stop 2 mode can be disabled in \Projects\<target>

\Applications\LoRaWAN\LoRaWAN End Node\Core\Inc\sys conf.h with the code below:

where:

- Low power enabled = 0 means the MCU enters to Stop 2 mode
 - Stop 2 is a Stop mode with low-power regulator and V_{DD12I} interruptible digital core domain supply OFF. Less peripherals are activated than in low-power Stop 1 mode to reduce power consumption. See the document [3] for more details
- Low power disabled = 1 means the MCU enters only in Sleep mode.

9.2.14 Trace level

The trace mode is enabled in \Projects\<target>

\Applications\LoRaWAN\LoRaWAN End Node\Core\Inc\sys conf.h with the code below:

```
#define APP_LOG_ENABLED 1
```

The trace level is selected in \Projects\<target>

AN5406 - Rev 6 page 37/77



 $\verb|\Applications| LoRaWAN_End_Node| Core| Inc\sys_conf.h \ \textit{with the code below}: \\$

#define VERBOSE_LEVEL VLEVEL_M

The following trace levels are proposed:

- VLEVEL OFF: all traces disabled
- VLEVEL L: functional traces enabled
- VLEVEL_M: debug traces enabled
- VLEVEL_H: all traces enabled

AN5406 - Rev 6 page 38/77



9.3 Device configuration summary for LoRaWAN_End_Node application

Table 28. Switch options for LoRaWAN_End_Node application configuration

Project module	Detail	Switch option	Definition	Location				
	Identification	STATIC_DEVICE_EUI	Static or dynamic end-device identifying					
	Address	STATIC_DEVICE_ADDRESS	Static or dynamic end-device address	se-identity.h				
		REGION_EU433						
		REGION_US915						
		REGION_AS923						
	Supported regions	REGION_AU915	Pagiona supported by the device					
Module Ide Ad	Supported regions	REGION_CN470	Regions supported by the device					
		REGION_CN779						
		REGION_IN865						
		REGION_RU864		lorawan_conf.h				
		REGION_KR920						
	Limited channels	HYBRID_ENABLED	Limits the number of usable channels by default for AU915, CN470 and US915 regions.					
	Read keys	KEY_EXTRACTABLE	Defines the read access of the keys in the memory.					
	Optional class	LORAMAC_CLASSB_ENABLED	End-device Class B capability					
	Context Management	CONTEXT_MANAGEMENT_ENABLED	Stores and restores the LoRaWAN stack context.					
	Tx trigger	EventType = TX_ON_TIMER	Tx trigger method	lora_app.c				
	Class choice	LORAWAN_DEFAULT_CLASS	Sets class of the device.					
	Duty cycle	APP_TX_DUTYCYCLE	Time period between two Tx sent					
	App port	LORAWAN_USER_APP_PORT	LoRa port used by the Tx data frame					
	Confirmed mode	LORAWAN_DEFAULT_CONFIRMED _MSG_STATE	Confirmed mode selection					
<u> </u>	Adaptive data rate	LORAWAN_ADR_STATE	ADR selection					
icatic	Default data rate	LORAWAN_DEFAULT_DATA_RATE	Data rate if ADR is disabled	lora_app.h				
Appl	Maximum data buffer size	LORAWAN_APP_DATA_BUFFER _MAX_SIZE	Buffer size definition					
	Ping period	LORAWAN_DEFAULT_PING _SLOT_PERIODICITY	Rx ping slot period					
	Network Join activation	LORAWAN_DEFAULT _ACTIVATION_TYPE	Activation procedure default choice					
	Initial region	ACTIVE_REGION	Region used at device startup					
· I				sys conf.h				

AN5406 - Rev 6 page 39/77



Project module		Switch option	Definition	Location					
_	Low power	LOW_POWER_DISABLE	Disables low-power mode.						
cation	Trace enable	APP_LOG_ENABLED	Enables the trace mode.	sys conf.h					
Applie	Trace level	VERBOSE_LEVEL	Enables the trace level.	_sys_conl.n					

AN5406 - Rev 6 page 40/77



10 LoRaWAN_AT_Slave application

The purpose of this example is to implement a LoRa modem controlled though the AT command interface over UART by an external host.

The external host can be a host microcontroller embedding the application and the AT driver, or simply a computer executing a terminal.

This application targets the STM32WL Nucleo board (NUCLEO-WL55JC).

The LoRaWAN_AT_Slave example implements the LoRaWAN stack driving the built-in LoRa radio. The stack is controlled through the AT command interface over UART. The modem is always in Stop 2 mode unless it processes an AT command from the external host.

To launch the LoRaWAN AT Slave project, the user must go to

\Projects\<target>\Applications\LoRaWAN\LoRaWAN_AT_Slave and follow the same procedure as for the LoRaWAN_End_Node project to launch the preferred toolchain.

The document [2] gives the list of AT commands and their description.

The table below summarizes the main options for the LoRaWAN_AT_Slave application configuration.

Table 29. Switch options for LoRaWAN_AT_Slave application configuration

Project module	Detail	Switch option	Definition	Location		
	Identification	STATIC_DEVICE_EUI	Static or dynamic end-device identifying			
	Address	STATIC_DEVICE_ADDRESS	Static or dynamic end-device address	se-identity.h		
		REGION_EU868				
		REGION_EU433	_			
		REGION_US915	-			
		REGION_AS923	-			
LoRa stack		REGION_AU915				
	Supported regions	REGION_CN470	Regions supported by the device			
		REGION_CN779	-			
		REGION_IN865	-			
		REGION_RU864	-	lorawan_conf.h		
		REGION_KR920	-			
	Limited channels	HYBRID_ENABLED	Limits the number of usable channels by default for AU915, CN470 and US915 regions.			
	Read keys	KEY_EXTRACTABLE	Defines the read access of the keys in the memory.			
	Optional class	LORAMAC_CLASSB_ENABLED	End-device Class B capability			
	Context Management	CONTEXT_MANAGEMENT_ENABLED	Stores and restores the LoRaWAN stack context			
	Adaptive data rate	LORAWAN_ADR_STATE	ADR selection			
_	Default data rate	LORAWAN_DEFAULT_DATA_RATE	Data rate if ADR is disabled			
Application	Ping period	LORAWAN_DEFAULT_PING SLOT_PERIODICITY	Rx ping slot period	lora_app.h		
Ă	Initial region	ACTIVE_REGION	Region used at device startup			
	Debug	DEBUGGER_ENABLED	Enables SWD pins.	sys conf.h		

AN5406 - Rev 6 page 41/77



Project module		Switch option	Definition	Location			
c	Low power	LOW_POWER_DISABLE	Disables low-power mode.				
pplication	Trace enable	APP_LOG_ENABLED	Enables the trace mode.	sys conf.h			
Appli	Trace level	VERBOSE_LEVEL	Enables the trace level.	_sys_con1.n			

AN5406 - Rev 6 page 42/77



11 SubGhz_Phy_PingPong application

This application shows a simple Rx/Tx RF link between the two PingPong devices (one called Ping, the other called Pong).

By default, each PingPong device starts as a master, transmits a 'Ping' message, and waits for an answer. At startup, each PingPong device has its two LEDs blinking. When the boards are synchronized (Tx window of one board aligned with Rx window of the other board), the Ping device (board receiving 'Ping' message) makes the green LED blinking, and the Pong device (board receiving 'Pong' message) makes the red LED blinking. The first PingPong device that receives a 'Ping' message becomes a slave and answers with a 'Pong' message to the master.

To launch the SubGhz_Phy_PingPong project, the user must go to

\Projects\<target>\Applications\SubGHz_Phy\SubGHz_Phy_PingPong and follow the same procedure as for the LoRaWAN_End_Node project to launch the preferred toolchain.

11.1 SubGhz_Phy_PingPong hardware/software environment setup

To setup the STM32WL Nucleo board (NUCLEO-WL55JC), connect this board to the computer with a USB Type-A to Mini-B cable to the ST-LINK connector (CN1), as shown in the figure below.

PingPong device
ComPort

NUCLEO-WL55JC

PingPong device
ComPort
NUCLEO-WL55JC

Figure 7. SubGhz_Phy_PingPong application setup

11.2 Device configuration

11.2.1 Modulation definition

This application proposes to use two modulations: LoRa or FSK. To configure one modulation, the user must update these defines in

\Projects\<target>\Applications\SubGHz_Phy\SubGHz_Phy_PingPong\SubGHz_Phy\App\subgh z phy app.h as shown in the table below:

LORA FSK

#define USE_MODEM_LORA 1 #define USE_MODEM_LORA 0

#define USE_MODEM_FSK 0 #define USE_MODEM_FSK 1

Table 30. SubGHz Phy PingPong modulation configuration

11.2.2 Payload length

Each Tx payload is defined by the string PING or PONG followed by a sequence of 0. The length of this payload is defined in

\Projects\<target>\Applications\SubGHz_Phy\SubGHz_Phy_PingPong\SubGHz_Phy\App\subghz phy app.h, with the code below:

#define PAYLOAD LEN 64

The typical payload size is generally between 51 and 242.

AN5406 - Rev 6 page 43/77



It is mandatory the set a value equal to or less than the maximum buffer size defined in

```
#define MAX_APP_BUFFER_SIZE 255
```

11.2.3 Region and frequency

The Frequency value to be used for the application is defined in

\Projects\<target>\Applications\SubGHz_Phy\SubGHz_Phy_PingPong\SubGHz_Phy\App\subgh z phy app.h, with the code below (for example):

```
#define RF_FREQUENCY 868000000 /* Hz */
```

An additional define propose to use some predefined frequency values for each channel plan with the code below (only one define can be uncommented at the time):

```
/* #define REGION_AS923 */
/* #define REGION_CN470 */
/* #define REGION_CN779 */
/* #define REGION_EU433 */
#define REGION_EU868
/* #define REGION_KR920 */
/* #define REGION_IN865 */
/* #define REGION_US915 */
/* #define REGION_RU864 */
```

11.2.4 Bandwith, spreading factor and data rate

Depending on the chosen modulation, it is possible to define the bandwith, the spreading factor and the data rate in

LORA FSK

#define LORA_BANDWIDTH 0 #define FSK_BANDWIDTH 50000

#define LORA_SPREADING_FACTOR 7 #define FSK_DATARATE 50000

Table 31. SubGHz_Phy_PingPong bandwith, SF and DR configuration

The expected value of LORA_BANDWIDTH must be in the 0-2 range, corresponding the equivalent frequency: [0: 125kHz, 1: 250kHz, 2: 500kHz].

The expected value of LORA_SPREADING_FACTOR must be in the 7-12 range. The spreading factor influences the time it takes to transmit a frame and the transmission power.

The expected value of FSK_BANDWIDTH must be in the 4800-500000 range (in Hz).

The expected value of FSK_DATARATE equivalent to the bitrate value, is typically defined a 50kbps.

11.2.5 Preamble length

All transmitted/received packets contain a preamble (typically with eight symbols), a header, the payload (size defined in section 10.2.2), and a CRC field.

The preamble field size can be updated in

\Projects\<target>\Applications\SubGHz_Phy\SubGHz_Phy_PingPong\SubGHz_Phy\App\subghz phy app.h by these defines as shown in the table below:

AN5406 - Rev 6 page 44/77



Table 32. SubGHz_Phy_PingPong preamble configuration

LoRa	FSK
#define LORA_PREAMBLE_LENGTH 8	#define FSK_PREAMBLE_LENGTH 5
/* default LoRa preamble size */	/* default FSK preamble size */

11.3 Device configuration summary for SubGhz_Phy_PingPong application

Table 33. Switch options for SubGhz_Phy_PingPong application configuration

Project module = Application

Detail	Switch option	Definition	Location			
	RX_TIMEOUT_VALUE	Rx window timeout				
Rx/Tx configuration Modulation configuration LoRa/FSK common parameters LoRa specific parameters	TX_TIMEOUT_VALUE	Tx window timeout	-			
	MAX_APP_BUFFER_SIZE	Max data buffer size	subghz_phy_app.c			
	RX_TIME_MARGIN	Time between the end of Rx and start of Tx				
	FSK_AFC_BANDWIDTH	AFC bandwidth (in Hz)	-			
	LED_PERIOD_MS	LED blink period	-			
Modulation	USE_MODEM_LORA	LoRa modem selected				
configuration	USE_MODEM_FSK	FSK modem selected	-			
LoRa/FSK	REGION_XXyyy	Active LoRa region: AS923, AU915, CN470, CN779, EU433, EU868, KR920, IN865, US915, or RU864.				
Rx/Tx configuration Modulation configuration LoRa/FSK common parameters LoRa specific parameters FSK specific parameters	RF_FREQUENCY	Frequency used by the transceiver				
	TX_OUTPUT_POWER	RF output power: -17 to 22 dBm	-			
	PAYLOAD_LEN	Data buffer size	-			
	LORA_BANDWIDTH	Bandwidth:				
	LORA_SPREADING_FACTOR	Spreading factor: SF7 to SF12				
Modulation configuration LoRa/FSK common parameters LoRa specific parameters	LORA_CODINGRATE	Coding rate: 1: 4/5 2: 4/6 3: 4/7 4: 4/8	-subghz_phy_app.h			
	LORA_PREAMBLE_LENGTH	Length of Tx/Rx preamble				
	LORA_SYMBOL_TIMEOUT	Number of symbols checked before timeout				
	LORA_FIX_LENGTH_PAYLOAD_ON	Fix/dynamic length payload option				
	LORA_IQ_INVERSION_ON	IQ inversion option				
	FSK_FDEV	Frequency deviation (in Hz)				
FSK specific	FSK_DATARATE	Data rate (in bit/s)				
	FSK_BANDWIDTH	Bandwidth (in Hz)				
	FSK_PREAMBLE_LENGTH	Length of Tx/Rx preamble				

AN5406 - Rev 6 page 45/77



Detail	Switch option	Definition	Location			
FSK specific parameters	FSK_FIX_LENGTH_PAYLOAD_ON	Fix/dynamic length payload option	subghz_phy_app.h			
Debug	DEBUGGER_ENABLED	Enables SWD pins.				
Low power	LOW_POWER_DISABLE	Disables low-power mode.	ava conf h			
Trace enable	APP_LOG_ENABLED	Enables the trace mode.	sys_conf.h			
Trace level	VERBOSE_LEVEL	Enables the trace level.				

AN5406 - Rev 6 page 46/77



12 SubGhz_Phy_Per application

The SubGHz_Phy_Per application is a packet-error-rate test with IBM® whitening between one Tx device and one Rx device.

Tx device

Update #define TEST_MODE to RADIO_TX in /SubGHz_Phy/App/subghz_phy_app.c. Compile and load. The packet content is preamble | sync | payload length | payload | crc where:

- crc is calculated using payload length and payload.
- Whitening is calculated over payload length | payload | crc.

The transmission starts forever in GFSK 50 Kbit/s with a payload of 64 bytes. The user button 1 increments packet length by 16 bytes. The user button 2 increments packet length by 1 byte. The user button 3 toggles packet payload mode from ramp (0x00, 0x01..) to prbs9.

The blue LED is on while radio in Tx.

Rx device

Update #define TEST_MODE to RADIO_RX in /SubGHz_Phy/App/subghz_phy_app.c. Compile and load. The green LED is on when Rx is OK. The red LED is on when Rx is KO.


To launch the SubGhz_Phy_Per project, the user must go to

\Projects\<target>\Applications\SubGHz_Phy\SubGHz_Phy_Per and follow the same procedure as for the LoRaWAN_End_Node project to launch the preferred toolchain.

12.1 SubGhz_Phy_Per hardware/software environment setup

To setup the STM32WL Nucleo board (NUCLEO-WL55JC), connect this board to the computer with a USB Type-A to Mini-B cable to the ST-LINK connector (CN1), as shown in the figure below.

Figure 8. SubGhz_Phy_Per application setup



AN5406 - Rev 6 page 47/77



12.2 Device configuration summary for SubGhz_Phy_Per application

Table 34. Switch options for SubGhz_Phy_Per application configuration

Project module = Application

Detail	Switch option	Definition	Location			
	RX_TIMEOUT_VALUE	Rx window timeout				
	TX_TIMEOUT_VALUE	Tx window timeout				
	RX_CONTINUOUS_ON	RX mode continuous or with timeout				
Rx/Tx configuration	TEST_MODE	Device mode: RADIO_TX: send packet indefinitely RADIO_RX: receive packet indefinitely	subghz_phy_app.c			
	APP_LONG_PACKET	Long packet option ⁽¹⁾				
	MAX_APP_BUFFER_SIZE	Max data buffer size				
	USE_MODEM_FSK	FSK modem selected				
Modulation configuration LoRa/FSK common parameters FSK specific parameters Debug	REGION_XXyyy	Active LoRa region: AS923, AU915, CN470, CN779, EU433, EU868, KR920, IN865, US915, or RU864.				
	RF_FREQUENCY	Frequency used by the transceiver				
	TX_OUTPUT_POWER	RF output power: -17 to 22 dBm				
	PAYLOAD_LEN	Data buffer size	subghz_phy_app.h			
	FSK_FDEV	Frequency deviation (in Hz)				
	FSK_DATARATE	Data rate (in bit/s)				
	FSK_BANDWIDTH	Bandwidth (in Hz)				
	FSK_PREAMBLE_LENGTH	Length of Tx/Rx preamble				
	FSK_FIX_LENGTH_PAYLOAD_ON	Fix/dynamic length payload option				
Debug	DEBUGGER_ENABLED	Enables SWD pins.				
Low power	LOW_POWER_DISABLE	Disables low-power mode.	eve conf h			
Trace enable	APP_LOG_ENABLED	Enables the trace mode.	sys_conf.h			
Trace level	VERBOSE_LEVEL	Enables the trace level.				

^{1.} Refer to the document [5] for more details.

AN5406 - Rev 6 page 48/77



13 LoRaWAN context management description

The NVM context management is used to store the current LoRaWAN stack configuration in ROM before a power-off or a reset of the board.

The proposed solution is to store the $LoRaMacNvmData_t$ structure of size 1420 bytes in a pre-allocated ROM page of 2 Kbytes.

This structure is defined as below:

Table 35. LoRaWAN NVM context structure

Field	Туре	Size (bytes)	Description
Crypto	LoRaMacCryptoNvmData_t	40	Parameters related to the crypto layer. Change with every TX/RX.
MacGroup1	LoRaMacNvmDataGroup1_t	24	Parameters related to the MAC which changes with high probability after every TX/RX.
MacGroup2	LoRaMacNvmDataGroup2_t	228	Parameters related to the MAC which do not change very likely with every TX/RX.
SecureElement	SecureElementNvmData_t	192	Parameters related to the secure-element (Keys, Identifiers, etc.)
RegionGroup1	RegionNvmDataGroup1_t	20	Parameters related to the regional implementation which change with high probability after every TX/RX procedure.
RegionGroup2	RegionNvmDataGroup2_t	892	Parameters related to the regional implementation which do not change very likely with every TX/RX procedure.
ClassB	LoRaMacClassBNvmData_t	24	Parameters related to class b.

13.1 NVM context managment data API definition

Table 36. LoRaWAN context management API and callbacks

Function	Description
LmHandlerErrorStatus_t LmHandlerNvmDataStore (void)	 Halts the LoRaMAC. Prepares the NVM data to be stored in FLASH. Calls the OnStoreContextRequest() callback to execute the FLASH_Write operation. Resumes the LoRaMAC.
<pre>void OnRestoreContextRequest (void *nvm, uint32_t nvm_size)</pre>	Restores the NVM data stored in FLASH to a backup buffer in RAM.
<pre>void OnStoreContextRequest (void *nvm, uint32_t nvm_size)</pre>	Stores the NVM data from the RAM to the FLASH.
<pre>void OnNvmDataChange (LmHandlerNvmContextStates_t state)</pre>	Is called by LmHandler when a store or restore action is completed.

If callbacks are not defined, the feature is considered as disabled. The feature enabled by the define described in Section 9.2.11 Context management Context Management

AN5406 - Rev 6 page 49/77



14 Dual-core management

The STM32WL5x devices embed two Cortex:

- Cortex-M4 (named CPU1)
- Cortext-M0+ (named CPU2)

In the dual-core applications, the application part mapped on CPU1 is separated from the stack and firmware low layers mapped on CPU2.

In a dual-core proposed model, two separated binaries are generated: CPU1 binary is placed at 0x0800 0000 and CPU2 binary is placed at 0x0802 0000.

A function address from one binary is not known from the other binary: this is why a communication model must be put in place. The aim of that model is that the user can change the application on CPU1 without impacting the core stack behavior on CPU2. However, ST still provides the implementation of the two CPUs in open source.

The interface between cores is done by the IPCC peripheral (interprocessor communication controller) and the inter-core memory, as described in Section 14.1 .

This dual-core implementation has been designed to behave the same way as the single-core program execution, thanks to a message blocking handling through a mailbox mechanism.

14.1 Mailbox mechanism

The mailbox is a service implementing a way to exchange data between the two processors. As shown in the figure below, the mailbox is built over two resources:

- **IPCC**: This hardware peripheral is used to trigger an interrupt to the remote CPU, and to receive an interrupt when it has completed the notification. The IPCC is highly configurable and each interrupt notification may be disabled/enabled. There is no memory management inside the IPCC.
- **Intercore memory**: This shared memory can be read/written by both CPUs. It is used to store all buffers that contain the data to be exchanged between the two CPUs.




Figure 9. Mailbox overview

The mailbox is specified to allow changes of the buffer definition to some extend, without breaking the backward compatibility.

14.1.1 Mailbox multiplexer (MBMUX)

As described in Figure 10, the data to be exchanged need to communicate via the 12 available IPCC channels (six for each direction). This is done via the MBMUX (mailbox multiplexer) that is a firmware component in charge to route the messages. These channels are identified from 1 to 6. An additional channel 0 is dedicated to the system feature.

The data type has been divided in groups called features. Each feature interfaces with the MBMUX via its own MBMUXIF (MBUX interface).

The mailbox is used to abstract a function executed by another core.

AN5406 - Rev 6 page 50/77



14.1.2 Mailbox features

In STM32WL5x devices, the MBMUX has the following features:

· System, supporting all communications related to the system

This includes messages that are either related to one of the supported stacks, or related to none of them. The CPU1 channel 0 is used to notify the CPU2 that a command has been posted, and to receive the response of that command from the CPU2. The CPU2 channel 0 is used to notify CPU1 that an asynchronous event has been posted.

The following services are mapped on system channel:

- system initialization
- IPCC channels versus feature registration
- information exchanged on feature attributes and capabilities
- possible additional system channels for high-priority operations (such as RTC notifications)

Trace

The CPU2 fills a circular queue for information or debug that is sent to the CPU1 via the IPCC. The CPU1 is in charge to handle this information, by outputting it on the same channel used for CPU1 logs (such as the USART).

KMS (key management services)

Radio

The sub-GHz radio can be interfaced directly without passing by the CPU2 stack. A dedicated mailbox channel is used.

Protocol stack

This channel is used to interface all protocol stack commands (such as Init or request), and events (response/indication) related to the stack implemented protocol.




Figure 10. MBMUX - Multiplexer between features and IPCC channels

In order to use the MBMUX, a feature needs to be registered (except the system feature that is registered by default and always mapped on IPCC channel 0). The registration dynamically assigns to the feature, the requested number of IPCC channels: typically one for each direction (CPU1 to CPU2 and CPU2 to CPU1).

AN5406 - Rev 6 page 51/77



In the following cases, the feature needs just a channel in one direction:

- Trace feature is only meant to send debug information from CPU2 to CPU1.
- KMS is only used by CPU1 to request functions execution to CPU2.

Note:


- The RTC alarm A transfers the interrupt using one IPCC IRQ, not considered as a feature.
- The user must consider adding KMS wrapper to be able to use it as a feature.

14.1.3 MBMUX messages

The mailbox uses the following types of messages:

- Cmd command sent by CPU1 to CPU2, composed of:
 - Msg ID identifies a function called by CPU1 but implemented on CPU2.
 - Ptr buffer params points to the buffer containing the parameters of the above function
 - Number of params
- Resp, response sent by CPU2 to CPU1, composed of:
 - Msg ID (same value as Cmd Msg ID)
 - Return value contains the return value of the above function.
- Notif, notification sent by CPU2 to CPU1, composed of:
 - Msg ID identifies a callback function called by CPU2 but implemented on CPU1.
 - Ptr buffer params points to the buffer containing the parameters of the above function.
 - Number of params
- Ack, acknowledge sent by CPU1 to CPU2, composed of:
 - Msg ID (same value as Notif Msg ID)
 - Return value contains the return value of the above callback function.

Figure 11. Mailbox messages through MBMUX and IPCC channels



AN5406 - Rev 6 page 52/77



14.2 Intercore memory

The intercore memory is a centralized memory accessible by both cores, and used by the cores to exchange data, function parameters, and return values.

14.2.1 CPU2 capabilities

Several CPU2 capabilities must be known by the CPU1 to detail its supported features (such as protocol stack implemented on the CPU2, version number of each stack, or regions supported).

These CPU2 capabilities are stored in the *features_info* table. Data from this table are requested at initialization by the CPU1 to expose CPU2 capabilities, as shown in RAM mapping.

The features_info table is composed of:

- Feat Info Feature Id: feature name
- Feat Info Feature Version: feature version number used in current implementation

MB_MEM2 is used to store these CPU2 capabilities.

14.2.2 Mailbox sequence to execute a CPU2 function from a CPU1 call

When the CPU1 needs to call a CPU2 $feature_func_X()$, a $feature_func_X()$ with the same API must be implemented on the CPU1:

- 1. The CPU1 sends a command containing feature func X() parameters in the Mapping table:
 - a. func_X_ID that was associated to feature_func_X() at initialization during registration, is added in the *Mapping* table. func X ID has to be known by both cores: this is fixed at compilation time.
 - b. The CPU1 waits the CPU2 to execute the feature func X() and goes in low-power mode.
 - c. The CPU2 wakes up if it was in low-power mode and executes the $feature_func_X()$.
- 2. The CPU2 sends a **response** and fills the *Mapping* table with the return value:
 - The IPCC interrupt wakes up the CPU1.
 - b. The CPU1 retrieves the return value from the *Mapping* table.


Conversely, when the CPU2 needs to call a CPU1 $feature_func_X_2$ (), a $feature_func_X_2$ () with the same API must be implemented on the CPU2:

- 1. The CPU2 sends a notification containing feature func X 2() in the Mapping table.
- 2. The CPU1 sends an **acknowledge** and fills the *Mapping* table with the return value.

AN5406 - Rev 6 page 53/77

The full sequence is shown in the figure below.

Figure 12. CPU1 to CPU2 feature_func_X() process



AN5406 - Rev 6 page 54/77




14.2.3 Mapping table

The *Mapping* table is a common structure in the MBMUX area of Figure 12. In RAM mapping, the memory mapping is referenced as MAPPING_TABLE.

The MBMUX communication table (MBSYS RefTable) is described in the figure below.

Figure 13. MBMUX communication table



This MBSYS_RefTable includes:

• two communication parameter structures for both Command/Response and Notification/Acknowledge parameters for each of the sic IPCC channels.

Each communication parameter, as shown in MBMUX Mapping table area of Figure 12, is composed of:

- MsgId: message ID of feature_func_X()
- *MsgCm4Cb: pointer to CPU1 callback feature func X()
- *MsgCmOplusCb: pointer to CPU2 callback feature func X()
- BufSize: buffer size
- ParamCnt: message parameter number
- ParamBuf: message pointer to parameters
- ReturnVal: return value of feature_func_X()
- MBMUXMapping: chart used to map channels to features

This chart is filled at the MBMUX initialization during the registration. For instance, if the radio feature is associated to Cmd/Response channel number = 1, then MBMUXMapping must associate [FEAT_INFO_RADIO_ID][1].

- SynchronizeCpusAtBoot: flags used to synchronize CPU1 and CPU2 processing as shown in Figure 14 sequence chart.
- ChipRevId: stores the hardware revision ID.

MB_MEM1 is used to send command/response set () parameter and to get the return values for the CPU1.

AN5406 - Rev 6 page 55/77



14.2.4 Option-byte warning

A trap is placed in the code to avoid erroneous option-byte loading (see section *Option-byte loading failure at high MSI system clock frequency* in the product errata sheet). The trap can be removed if the system clock is set below or equal to 16 MHz.

14.2.5 RAM mapping

The tables below detail the mapping of both CPU1 and CPU2 RAM areas and the intercore memory.

Table 37. STM32WL5x RAM mapping

Page index	_	2	က	4	22	9	7	80	6	10	£	12	13	14	15	16	17	18	19	20	21	22	23	24	25	26	27	28	29	30	31	32
Allocation region/section							С	PU1	RA	M							CMAC ELICO	Z	CMAC CLICO	אווא ר					Cl	PU2	RAI	M2				

1. 2 Kbytes for each page.

Table 38. STM32WL5x RAM allocation and shared buffer

CPU region	Section	Module	Allocated symbol	Size (bytes)	Total (bytes)
	readwrite				
CPU1 RAM	CSTACK		-		
	HEAP				
	MAPPING _TABLE	MBMUX_SYSTEM	MBMUX_ComTable_t MBSYS_RefTable	316	316
		MDMIN TODANAN	uint32_t aLoraCmdRespBuff[]	60	
		MBMUX_LORAWANuint32_t aLoraNotifAckBufi	uint32_t aLoraNotifAckBuff[]	20	
		MBMUX RADIO	uint32_t aRadioCmdRespBuff[]	60	
		uint32_t aRadioNotifAckBuff[]		16	
CPU1 RAM2		MBMUX_TRACE	uint32_t aTraceNotifAckBuff[]	44	
_Shared	MD MEM1		uint32_t aSystemCmdRespBuff[]	28	524
	MB_MEM1		uint32_t aSystemNotifAckBuff[]	20	524
		MDMIV CVCTEM	uint32_t aSystemPrioACmdRespBuff[]	4	
		MBMUX_SYSTEM	uint32_t aSystemPrioANotifAckBuff[]	4	
			uint32_t aSystemPrioBCmdRespBuff[]	4	
			uint32_t aSystemPrioBNotifAckBuff[]	4	
		LMH_MBWRAPPER	uint8_t aLoraMbWrapShareBuffer[]	260	

AN5406 - Rev 6 page 56/77



CPU region	Section	Module	Allocated symbol	Size (bytes)	Total (bytes)
	MB MEM2	MBMUX_LORAWAN	FEAT_INFO_Param_t Feat_Info_Table	80	
	MD_MEMZ	MBMUX_LORAWAN	FEAT_INFO_List_t Feat_Info_List	8	-
CPU2 RAM2		MBMUX_TRACE	uint8_t ADV_TRACE_Buffer[]	1024	
_Shared	MB MEM3 ⁽¹⁾	MBMUX_LORAWAN	LoraInfo_t loraInfo	16	
	MB_MEM3(·/	LMH_MBWRAPPER	uint8_t aLoraMbWrapShare2Buffer[]	280	-
		RADIO_MBWRAPPER	uint8_t aRadioMbWrapRxBuffer[]	256	
	readwrite				
CPU2 RAM2	CSTACK		-		
	HEAP				

This new section prevents overcharge of Flash usage to init these BSS RAM variables with STM32CubeIDE.


AN5406 - Rev 6 page 57/77



14.3 Startup sequence

The startup sequence for CPU1 and CPU2 is detailed in the figure below.

Figure 14. Startup sequence



AN5406 - Rev 6 page 58/77



The various steps are the following:

- 1. The CPU1, that is the master processor in this init sequence:
 - a. executes the platform initialization.
 - b. initializes the MBMUX system.
 - c. sets the PWR CR4 C2BOOT flag to 1, which starts the CPU2.
 - d. waits that CPU2 sets the SynchronizeCpusAtBoot flag to 0xAAAA.
- 2. The CPU2 boots and:
 - a. executes the core initialization.
 - b. retrieves the shared table address.
 - c. initializes the MBMUX system.
 - d. sets the SynchronizeCpusAtBoot to 0xAAAA to inform the CPU1 that he has ended its init sequence and that he is ready.
- 3. The CPU1 acknowledges this CPU2 notification.

Then both cores are initialized, and the initialization goes on via MBMUX, as shown in the figure below.




Figure 15. MBMUX initialization

AN5406 - Rev 6 page 59/77



15 Key management services (KMS)

Key management services (KMS) provide cryptographic services through the standard PKCS#11 APIs (developed by OASIS), are used to abstract the key value to the caller (using object ID and not directly the key value).

KMS can be executed inside a protected/isolated environment in order to ensure that key value cannot be accessed by an unauthorized code running outside the protected/isolated environment, as shown in the figure below.

KEY1 STM32 device (VALUE1) User application PKCS11 APIs (Tokens and object ID based APIs) Token = STM32 Secure key update (import BLOB()) **AES** RSA/ Object **ECDSA** Digest decrypt/ management encrypt sign/verify **NVM** storage Dynamic Static ID Static embedded keys ID keys keys Isolated/protected environment

Figure 16. KMS overall architecture

For more details, refer to KMS section in the user manual *Getting Started with the SBSFU of STM32CubeWL* (UM2767) .

To activate the KMS module, KMS ENABLE must be set to 1 in C/C++ compiler project options.

KMS supports only PKCS #11 APIs listed below:

- Object management functions (creation/update/deletion)
- AES encryption/decryption functions (CBC, CCM, ECB, GCM, CMAC algorithms)
- Digesting functions
- · RSA and ECDSA signing/verifying functions
- Key management functions (key generation/derivation)

AN5406 - Rev 6 page 60/77



15.1 KMS key types

KMS manages three key types but only the two following ones are used:

- Static embedded keys
 - predefined keys embedded within the code that cannot be modified
 - immutable keys
- NVM DYNAMIC keys:
 - runtime keys
 - keys IDs that may be defined when keys are created using KMS (DeriveKey () or CreateObject())
 - keys that can be deleted or defined as mutable

15.2 KMS key definition

Static and dynamic keys used by stack occupies different sizes.

Static key

Each static key is composed of the two following elements:

- a blob header: five 4-byte fields (total = 20 bytes): version, configuration, blob_size, blob_count, and object id.
- a blob buffer: some required and option blob elements, from the list of elements defined as follows:

Attribute	Value	Required	Size (bytes)	Description
CKA_CLASS	CKO_SECRET_KEY	Yes	12	Type of blob element
CKA_KEY_TYPE	CKK_AES	Yes	12	Type of key
CKA_VALUE	"KEY_VALUE"	Yes	24	Key value (uint32_t format)
CKA_DERIVE	TRUE/FALSE	No	12	
CKA_ENCRYPT	TRUE/FALSE	No	12	Optional parameters to enable/
CKA_DECRYPT	TRUE/FALSE	No	12	disable capabilities by default. These fields are TRUE if not
CKA_COPYABLE	TRUE/FALSE	No	12	defined.
CKA_EXTRACTABLE	TRUE/FALSE	No	12	
CKA_LABEL	"UNIQUE LABEL"	Yes	12 for static key 16 for dynamic key	Unique label

Table 39. Global KMS blob elements

Example:

A static key composed of a blob header and eight blob elements (CKA_CLASS, CKA_KEY_TYPE, CKA_VALUE, CKA_LABEL, CKA_DERIVE, CKA_DECRYPT, CKA_COPYABLE, and CKA_EXTRACTABLE), uses a total size of 128 bytes (blob header = 20 bytes, and blob buffer = (12 × 7 + 24) = 108 bytes).

Dynamic key

Each dynamic key is composed of three elements, a data header, a blob header, and a blob buffer, with:

• a data header: eight 4-byte fields (total = 32 bytes): magic1, magic2, slot, instance, next, data_type, size, and checksum.

Example:

A dynamic key composed of a data header, a blob header and five blob elements (CKA_CLASS, CKA_KEY_TYPE, CKA_VALUE, CKA_LABEL, and CKA_EXTRACTABLE) uses a total size of 128 bytes (data header = 32 bytes, blob header = 20 bytes, and blob buffer = (12 + 12 + 24 + 12 + 16) = 76 bytes.

AN5406 - Rev 6 page 61/77



Note:

- The NVM dynamic memory always starts with an initial data header element.
- At each dynamic key 'deletion' (such as an obsolete key replaced by a new key value), an additional data header is written in the memory to declare that the previous instance cannot longer be used.

15.3 LoRaWAN keys

In STM32CubeWL applications, the KMS are used on CPU2 only on dual-core application. The root keys are chosen to be static embedded keys. All derived keys are NVM_DYNAMIC keys.

For LoRaWAN stack, the immutable root keys are detailed in the table below.

Table 40. LoRaWAN static keys with blob attributes

			Key			
Attribute	LoRaWAN_Zero_Key	Lorawan_app_key	Lorawan_nwk_key	Lorawan nwk s key (ABP only)	LoRaWAN_APP_S_Key (ABP only)	
CKA_CLASS			CKO_SECRET_KEY			
KA_KEY_TYPE	CKK_AES					
CKA_VALUE			"KEY_VALUE"			
CKA_DERIVE	FALSE	TRUE	TRUE	TRUE	TRUE	
CKA_ENCRYPT	TRUE	FALSE	FALSE	TRUE	TRUE	
CKA_DECRYPT	FALSE	FALSE	FALSE FALSE		TRUE	
CKA_COPYABLE			FALSE			
CKA_EXTRACTABLE	FALSE	TRUE/FALS	E defined by #	define KEY_EX	TRACTABLE	
CKA_ LABEL			"UNIQUE LABEL"			

AN5406 - Rev 6 page 62/77



All other keys are mutable NVM_DYNAMIC generated keys, detailed in the table below.

Table 41. LoRaWAN dynamic keys with blob attributes

				K	ey			
Attribute	Lorawan_nwk_s_key (OTAA only)	LoRaWAN_APP_S_Key (OTAA only)	MC_ROOT_Key	MC_KE_Key	MC_KEY_0	MC_APP_S_Key_0	MC_NWK_S_Key_0	SLOT_RAND_ZERO_Key
CKA_CLASS				CKO_SEC	RET_KEY			
KA_KEY_TYPE				CKK_	_AES			
CKA_VALUE	"KEY_VALUE"							
CKA_DERIVE	TRUE							
CKA_ENCRYPT	TRUE							
CKA_DECRYPT	TRUE							
CKA_COPYABLE	TRUE							
CKA_EXTRACTABLE		TRUE	E/FALSE de	fined by #	#define KE	Y_EXTRACTA	ABLE	
CKA_ LABEL				"UNIQUE	LABEL"			

AN5406 - Rev 6 page 63/77



15.4 KMS key memory mapping for user applications

Static embedded keys correspond to <code>USER_embedded_Keys</code> (used for root keys). They are placed in a dedicated data storage in Flash memory/ROM. The linker files for user applications locate them from <code>0x0803</code> E500 to <code>0x0803</code> E7FF, as shown in the figure below.

NVM DYNAMIC keys are placed in KMS key data storage area, KMS DataStorage.

The total data storage area must be 4 Kbytes, as explained in Section 15.5 . They have been placed from: 0x0803 D000 to 0x0803 DFFF, as shown in the figure below. This size may be increased if more keys are necessary.




Figure 17. ROM memory mapping

15.5 How to size NVM for KMS data storage

The NVM is organized by 2-Kbyte pages. Due to the double buffering (flip/flop EEPROM emulation mechanism), each page needs a "twin". So the minimum to be allocated for NVM is 4 Kbytes. The allocation size is defined in the linker file.

The linker files proposed by the applications use the minimum allowed size (2 × 2 Kbytes). The associated limitations/drawbacks are explained below. The user must size NVM depending on the application specific need.

The applications use the NVM only to store the dynamic keys. A LoRaWAN dynamic key with a data header, a blob header, and a blob buffer of five elements, occupies 108 bytes. An empty NVM is initialized with a global 32-byte data header and, for each obsolete key, an additional 32-byte data header is written to declare the previous instance as unusable.

Given the above values, it is possible to evaluate how many keys can be stored in 2 Kbytes:

(2048 - 32) / (108 + 32) = 14.4 ==> 14 dynamic keys can be stored into a 2-Kbyte memory page before the flop operation.

In user application configuration, only $NVM_DYNAMIC$ is used. NVM_STATIC can be filled via blob, but is not covered by user applications.

 ${\tt NVM_DYNAMIC} \ \textbf{can host derived keys (via } {\tt C_DeriveKey())} \ \textbf{and root keys (via } {\tt C_CreateObject())}.$

The LoRaWAN application generates:

- two derived keys each join in ABP mode
- four derived keys each join in OTAA mode

Up to ten derived keys simultaneously active can be generated in more complex scenarios (such as setting multicast). If a user wants to write one application that uses more than 14 keys, additional NVM pages must be allocated to the linker file.

AN5406 - Rev 6 page 64/77



Smaller is the NVM size, more the NVM is written and erased, shorter becomes its life expectation.

Destroy a key does not mean that this key is erased, but that this key is tagged as destroyed and is not copied at the next flip-flop switch. A destroy flag also occupies some NVM bytes: after destroying eight keys, the remaining place is less than four keys.

For a scenario where four keys are generated each join, and after having destroyed the previous join key, the life expectation is estimated as follows:

- At the 3rd join session, four new keys are derived but no place in page 1 for the last key. All four keys (being still active) are placed in page 2. Page 1 is erased at once as the NVM page can only be fully erased.
- At the 5th join also, page 2 is erased and keys are stored back on page 1. After 40.000 joins, the two NVM pages have been erased 10.000 times, that is the estimated lifetime of the Flash sector.
- If the user application is supposed to join excessively frequently (for example every 2 hours), the expected NVM live is 80.000 hours (around nine years). If the join process is done once a day, the lifetime is much greater than ten years.

Bigger are the amount of requested derived keys simultaneously active (not destroyed), less efficient is the flip-flop mechanism.

To conclude, for applications that need to preserve the NVM life-time duration, it is suggested to keep the NVM size rather bigger than the number of keys active simultaneously (not destroyed).

Note:

Obsolete keys must be destroyed otherwise, if page 1 is fully filled by active keys, the flip-flop switch cannot be done and an error is generated.

15.6 KMS configuration files to build the application

The KMS are used in the LoRaWAN application by setting the code

#define LORAWAN KMS 1

in CMOPLUS/LoRaWAN/Target/lorawan conf.h

The following files must be filled with the information on SubGHz_Phy stack keys:

- embedded keys structures defined in CMOPLUS/Core/Inc/kms platf objects config.h
- embedded object handles associated to SubGHz_Phy stack keys, use of KMS modules defined in CMOPLUS/Core/Inc/kms_platf_objects_interface.h

15.7 Embedded keys

The embedded keys of the SubGHz_Phy protocol stack must be stored in a ROM region in which a secure additional software (such as SBSFU, Secure Boot and Firmware Update) ensures data confidentiality and integrity. For more details on the SBSFU, refer to the application note *Integration guide of SBSFU on STM32CubeWL* (AN5544).

These embedded keys are positioned in the ROM as indicated in Figure 17. ROM memory mapping.

AN5406 - Rev 6 page 65/77



16 How to secure a LoRaWAN application

The document [7] describes how to secure a dual-core LoRaWAN application using the SBSFU framework.

AN5406 - Rev 6 page 66/77



17 System performances

17.1 Memory footprint


Values in the table below are measured in the following configuration of the IAR Embedded Workbench® compiler (EWARM version 8.30.1):

- · optimization level 3 for size
- debug option off
- trace option: VLEVEL_M (debug traces enabled)
- target: NUCLEO-WL55JC1
- LoRaWAN_End_Node application
- LoRaMAC Class A
- LoRaMAC region EU868 and US915

Table 42. Memory footprint values for LoRaWAN_End_Node application

Project module	Flash memory (bytes)	RAM (bytes)	Description
Application	4771	889	Core, Application and Target components
LoRaWAN stack	29186	3676	Middleware Lmhandler interface, crypto, MAC and Region
HAL	13782	84	STM32WL HAL and LL drivers
Utilities	2873	1740	All STM32 services (sequencer, time server, low-power manager, trace, mem)
SubGHz_Phy	7050	413	Middleware radio interface
IAR lib	2062	0	Proprietary IAR libraries
IAR startup	821	2048	Int_vect, init routines, init table, CSTACK and HEAP
Total application	60545	8850	Memory footprint for LoRaWAN_End_Node application

Figure 18. Flash memory and RAM footprint



AN5406 - Rev 6 page 67/77



17.2 Real-time constraints

The LoRa RF asynchronous protocol implies to follow a strict Tx/Rx timing recommendation (see the figure below).

The STM32WL Nucleo board (NUCLEO-WL55JC) is optimized for user-transparent low-lock time and fast autocalibrating operation. The BSP integrates the transmitter startup time and the receiver startup time constraints (refer to Section 4 BSP STM32WL Nucleo boards).

Start-Tx TimerStart(&RxWindowTimer1) Start-Rx

MCU

RF activity

Tx-ON

SUBGHZ_Radio_IRQHandler

txDone

TxDone

Figure 19. Rx/Tx time diagram

Rx window channel starts. The Rx1 window opens 1 second (±20 µs) after the txDone falling edge. The Rx2 window opens 1 second (±20 µs) after the txDone falling edge.

The JOIN ACCEPT uses a 5 seconds (±20 µs) and 6 seconds delay after the end of the uplink modulation.

The current scheduling interrupt-level priority must be respected. In other words, all the new user-interrupts must have an interrupt priority higher than the Radio IRQ_interrupt in order to avoid stalling the received startup time.

17.3 Power consumption

The power-consumption measurement is done for the STM32WL Nucleo board NUCLEO-WL55JC1.

Measurements setup:

- no debug
- trace level VLEVEL OFF (no trace)
- no SENSOR ENABLED

Measurements results:

- Typical consumption in Stop 2 mode = 2 μA (see Figure 21).
- Typical consumption with TCXO in Tx = 23 mA (see Figure 20).
- Typical consumption with TCXO in Rx = 7 mA (see Figure 20).

AN5406 - Rev 6 page 68/77



Measurements figures: instantaneous consumption over 30 seconds.

BINICIONIDA CIPRA DI LA CONTROLA CONTRO

Figure 20. NUCLEO-WL55JC1 current consumption versus time





AN5406 - Rev 6 page 69/77



Revision history

Table 43. Document revision history

Date	Version	Changes
10-Dec-2019	1	Initial release.
27-Apr-2020	2	Global update of the document structure and content.
17-Nov-2020	3	 Updated: Figure 1. Project file structure Note in Section 4 BSP STM32WL Nucleo-73 boards Intro of Section 6 LoRaWAN middleware description Title and intro of Section 6.6 Middleware LmHandler application function Table 22 and Table 23 Section 8.1.1 Activation methods and keys Table 38. Switch options for End_Node application configuration Table 39. Switch options for AT_Slave application configuration Table 40. Switch options for PingPong application configuration Section 13.1 Memory footprint Added: Table 26. LmHandler process Section 11 Dual-core management Section 12 Key management services (KMS) Removed tables "Board unique ID" and "Board random seed" from Section 6.7.
18-Feb-2021	4	 Updated: lora_app.c renamed lora_app.h in Section 8.1.2, Section 8.1.4, Section 8.1.5, Section 8.1.6, Section 8.1.7, Section 8.1.8 and Section 8.1.9 Table 38. Switch options for End_Node application configuration Table 39. Switch options for AT_Slave application configuration
9-Jul-2021	5	Updated: Overview section renamed Section 1 General information Intro of Section 11 SubGhz_Phy_PingPong application Figure 7. SubGhz_Phy_PingPong application setup Intro of Section 14 Dual-core management Section 14.1.3 MBMUX messages Section 14.2.5 RAM mapping Section 15.2 KMS key definition Section 15.3 LoRaWAN keys Figure 17. ROM memory mapping Section 15.5 How to size NVM for KMS data storage Section 15.6 KMS configuration files to build the application Section 17.1 Memory footprint Intro of Section 11 SubGhz_Phy_PingPong application Figure 7. SubGhz_Phy_PingPong application setup Intro of Section 14 Dual-core management Section 14.1.3 MBMUX messages Section 14.2.5 RAM mapping Section 15.2 KMS key definition Section 15.3 LoRaWAN keys Figure 17. ROM memory mapping Section 15.5 How to size NVM for KMS data storage Section 15.6 KMS configuration files to build the application Section 15.6 KMS configuration files to build the application Section 17.1 Memory footprint

AN5406 - Rev 6 page 70/77



Date	Version	Changes
9-Jul-2021 (cont'd)	5	Added: Seven tables in Section 6.6 Application callbacks Section 12 SubGhz_Phy_Per application Section 16 How to secure a LoRaWAN application
21-Feb-2022	6	 Table 1. Acronyms and terms Section 2 STM32CubeWL overview Section 6 LoRaWAN middleware description Added: Section 5 LoRaWAN stack description Section 5.3.3 Required STM32 peripherals to drive the radio Section 9.1 LoRaWAN user code sections description Section 9.2.11 Context management Section 13 LoRaWAN context management description Section 13.1 NVM context management data API definition Section 11.2 Device configuration Section 11.2.1 Modulation definition Section 11.2.2 Payload length Section 11.2.3 Region and frequency Section 11.2.4 Bandwith, spreading factor and data rate Section 11.2.5 Preamble length Removed: STM32CubeWL architecture

AN5406 - Rev 6 page 71/77



Contents

1	Gen	General information							
2	STN	l32Cube	G2CubeWL overview 4 GHz HAL driver 6 SubGHz resources 6 SubGHz data transfers 6 STM32WL Nucleo boards 7 Frequency band 7 RF switch 7 RF wakeup time 8 TCXO 8 Power regulation 8 STM32WL Nucleo board schematic 9 WAN stack description 10 LoRaWAN specifications version 11 LoRaWAN certification 11 Architecture 12 5.3.1 Static view 12 5.3.2 Dynamic view 13						
3	Sub	GHz HA	L driver	6					
	3.1	SubGF	Hz resources	6					
	3.2	SubGF	Hz data transfers	6					
4	BSP	STM32	WL Nucleo boards	7					
	4.1	Freque	ency band	7					
	4.2	RF swi	itch	7					
	4.3	RF wa	keup time	8					
	4.4	TCXO		8					
	4.5	4.5 Power regulation							
	4.6	STM32	2WL Nucleo board schematic						
5	LoR	aWAN s	stack description	10					
	5.1	LoRaV	VAN specifications version	11					
	5.2	LoRaV	VAN certification	11					
	5.3	Archite	ecture	12					
		5.3.1	Static view	12					
		5.3.2	Dynamic view	13					
		5.3.3	Required STM32 peripherals to drive the radio	13					
6	LoR	aWAN n	middleware description	14					
	6.1	LoRaV	VAN middleware initialization	14					
	6.2	Middle	ware MAC layer APIs	14					
	6.3	Middle	ware MAC layer callbacks	15					
	6.4	Middle	ware MAC layer timers	15					
	6.5	Middle	ware LmHandler application function	16					
		6.5.1	Operation model	17					
		6.5.2	Main application functions definition	18					
	6.6	Applica	ation callbacks	18					
	6.7	Extend	ded application functions	20					
7	Sub	GHz_Ph	ny layer middleware description	23					
	7.1	Middle	ware radio driver structure	24					
	7.2	Radio	IRQ interrupts	25					
8	Utili	ties des	scription	26					
	8.1	Segue	ncer	26					



	8.2	Timer s	server	28		
	8.3	Low-po	ower functions	28		
	8.4	System	n time	31		
	8.5	Trace.		32		
9	LoRa	aWAN E	End_Node application	34		
	9.1	_	VAN user code sections description			
	9.2	Device	configuration	34		
		9.2.1	Activation methods and keys			
		9.2.2	LoRa Class activation	35		
		9.2.3	Tx trigger	35		
		9.2.4	Duty cycle	35		
		9.2.5	Application port	35		
		9.2.6	Confirm/unconfirmed mode	35		
		9.2.7	Data buffer size	36		
		9.2.8	Adaptive data rate (ADR)	36		
		9.2.9	Ping periodicity	36		
		9.2.10	LoRa band selection	36		
		9.2.11	Context management	37		
		9.2.12	Debug switch	37		
		9.2.13	Low-power switch	37		
		9.2.14	Trace level	37		
	9.3	Device	configuration summary for LoRaWAN_End_Node application	39		
10	LoRa	aWAN_A	AT_Slave application	41		
11	Sub	Ghz_Ph	y_PingPong application	43		
	11.1	SubGh	z_Phy_PingPong hardware/software environment setup	43		
	11.2	Device	configuration	43		
		11.2.1	Modulation definition	43		
		11.2.2	Payload length	43		
		11.2.3	Region and frequency	44		
		11.2.4	Bandwith, spreading factor and data rate	44		
		11.2.5	Preamble length	44		
	11.3	Device	configuration summary for SubGhz_Phy_PingPong application	45		
12	Sub	Ghz_Ph	y_Per application	47		
	12.1					
	12.2	Device	configuration summary for SubGhz_Phy_Per application	48		
13	LoRa		context management description			
	13.1		ontext managment data API definition			
		_		_		



14	Dual	-core m	nanagement	50		
	14.1	Mailbo	x mechanism	50		
		14.1.1	Mailbox multiplexer (MBMUX)	50		
		14.1.2	Mailbox features	51		
		14.1.3	MBMUX messages	52		
	14.2	Interco	pre memory	53		
		14.2.1	CPU2 capabilities	53		
		14.2.2	Mailbox sequence to execute a CPU2 function from a CPU1 call	53		
		14.2.3	Mapping table	55		
		14.2.4	Option-byte warning	56		
		14.2.5	RAM mapping	56		
	14.3	Startup	o sequence	58		
15	Key management services (KMS)					
	15.1	KMS key types				
	15.2	KMS key definition				
	15.3	LoRaW	VAN keys	62		
	15.4	KMS k	ey memory mapping for user applications	64		
	15.5	How to	o size NVM for KMS data storage	64		
	15.6	KMS c	configuration files to build the application	65		
	15.7	Embed	dded keys	65		
16	How	to secu	ure a LoRaWAN application	66		
17			formances			
	17.1	•				
	17.2		me constraints			
	17.3		consumption			
Rev						
		_				
	of fin			76		
				/ n		



List of tables

Table 1.	Acronyms and terms	2
Table 2.	BSP radio switch	
Table 3.	RF states versus switch configuration	7
Table 4.	BSP radio wakeup time	8
Table 5.	BSP radio TCXO	8
Table 6.	BSP radio SMPS	8
Table 7.	LoRaWAN stack description	. 10
Table 8.	LoRaWAN certification	. 11
Table 9.	LoRaWAN middleware initialization	. 14
Table 10.	MCPS services	. 14
Table 11.	MLME services	. 14
Table 12.	MIB services	. 15
Table 13.	LoRaMacPrimitives_t structure description	. 15
Table 14.	MAC Timer events	. 15
Table 15.	LmHandler main functions	. 18
Table 16.	LmHandlerCallbacks_t callback structure description	. 18
Table 17.	Getter/setter functions	. 20
Table 18.	Radio_s structure callbacks	. 24
Table 19.	Radio IRQ bit mapping and definition	. 25
Table 20.	Sequencer APIs	. 26
Table 21.	While-loop standard vs. sequencer implementation	. 27
Table 22.	Timer server APIs	. 28
Table 23.	Low-power APIs	. 28
Table 24.	Low-level APIs	. 30
Table 25.	System time functions	. 31
Table 26.	Trace functions	. 32
Table 27.	LoRaWAN user functions	. 34
Table 28.	Switch options for LoRaWAN_End_Node application configuration	. 39
Table 29.	Switch options for LoRaWAN_AT_Slave application configuration	. 41
Table 30.	SubGHz_Phy_PingPong modulation configuration	. 43
Table 31.	SubGHz_Phy_PingPong bandwith, SF and DR configuration	. 44
Table 32.	SubGHz_Phy_PingPong preamble configuration	. 45
Table 33.	Switch options for SubGhz_Phy_PingPong application configuration	. 45
Table 34.	Switch options for SubGhz_Phy_Per application configuration	. 48
Table 35.	LoRaWAN NVM context structure	. 49
Table 36.	LoRaWAN context management API and callbacks	. 49
Table 37.	STM32WL5x RAM mapping	. 56
Table 38.	STM32WL5x RAM allocation and shared buffer	
Table 39.	Global KMS blob elements	. 61
Table 40.	LoRaWAN static keys with blob attributes	. 62
Table 41.	LoRaWAN dynamic keys with blob attributes	. 63
Table 42.	Memory footprint values for LoRaWAN_End_Node application	
Table 43.	Document revision history	



List of figures

Figure 1.	Project file structure	. 5
Figure 2.	NUCLEO-WL55JC schematic	. 9
Figure 3.	Static LoRa architecture	12
Figure 4.	Class A Tx and Rx processing MSC	13
Figure 5.	Operation model	17
Figure 6.	Example of low-power mode dynamic view	29
Figure 7.	SubGhz_Phy_PingPong application setup	43
Figure 8.	SubGhz_Phy_Per application setup	47
Figure 9.	Mailbox overview	50
Figure 10.	MBMUX - Multiplexer between features and IPCC channels	51
Figure 11.	Mailbox messages through MBMUX and IPCC channels	52
Figure 12.	CPU1 to CPU2 feature_func_X() process	54
Figure 13.	MBMUX communication table	55
Figure 14.	Startup sequence	58
Figure 15.	MBMUX initialization	59
Figure 16.	KMS overall architecture	60
Figure 17.	ROM memory mapping	64
Figure 18.	Flash memory and RAM footprint	67
Figure 19.	Rx/Tx time diagram	68
Figure 20.	NUCLEO-WL55JC1 current consumption versus time	69
Figure 21.	NUCLEO-WL55JC1 current consumption in Stop 2 mode	69



IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

AN5406 - Rev 6 page 77/77