

# Quartus® Prime Pro Edition Settings File Reference Manual

Updated for Quartus® Prime Design Suite: **25.1.1**



**Online Version**



**Send Feedback**

**MNL-1088**

**683296**

**2025.06.09**

## Contents

---

|                                                                       |           |
|-----------------------------------------------------------------------|-----------|
| <b>Quartus® Prime Pro Edition Settings File Reference Manual.....</b> | <b>28</b> |
| Advanced I/O Timing Assignments .....                                 | 28        |
| BOARD_MODEL_EBD_FAR_END.....                                          | 28        |
| BOARD_MODEL_EBD_FILE_NAME.....                                        | 29        |
| BOARD_MODEL_EBD_SIGNAL_NAME.....                                      | 30        |
| BOARD_MODEL_FAR_C.....                                                | 31        |
| BOARD_MODEL_FAR_DIFFERENTIAL_R.....                                   | 32        |
| BOARD_MODEL_FAR_PULLDOWN_R.....                                       | 33        |
| BOARD_MODEL_FAR_PULLUP_R.....                                         | 34        |
| BOARD_MODEL_FAR_SERIES_R.....                                         | 35        |
| BOARD_MODEL_NEAR_C.....                                               | 36        |
| BOARD_MODEL_NEAR_DIFFERENTIAL_R.....                                  | 37        |
| BOARD_MODEL_NEAR_PULLDOWN_R.....                                      | 38        |
| BOARD_MODEL_NEAR_PULLUP_R.....                                        | 39        |
| BOARD_MODEL_NEAR_SERIES_R.....                                        | 40        |
| BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH.....                              | 41        |
| BOARD_MODEL_NEAR_TLINE_LENGTH.....                                    | 42        |
| BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH.....                              | 43        |
| BOARD_MODEL_TERMINATION_V.....                                        | 44        |
| BOARD_MODEL_TLINE_C_PER_LENGTH.....                                   | 45        |
| BOARD_MODEL_TLINE_LENGTH.....                                         | 46        |
| BOARD_MODEL_TLINE_L_PER_LENGTH.....                                   | 47        |
| OUTPUT_IO_TIMING_ENDPOINT.....                                        | 48        |
| OUTPUT_IO_TIMING_FAR_END_VMEAS.....                                   | 49        |
| OUTPUT_IO_TIMING_NEAR_END_VMEAS.....                                  | 50        |
| Analysis & Synthesis Assignments .....                                | 51        |
| ADV_NETLIST_OPT_ALLOWED.....                                          | 51        |
| ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP.....                              | 52        |
| AGGRESSIVE_MUX_AREA_OPTIMIZATION.....                                 | 53        |
| ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION.....                               | 54        |
| ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION.....                    | 55        |
| ALLOW_CHILD_PARTITIONS.....                                           | 56        |
| ALLOW_MAX_FANOUT_SPLITTING_FOR_ASYNCHRONOUS_FANOUT.....               | 57        |
| ALLOW_POWER_UP_DONT_CARE.....                                         | 58        |
| ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES.....                  | 59        |
| ALLOW_SYNCH_CTRL_USAGE.....                                           | 60        |
| ALTERA_A10_IOPLL_BOOTSTRAP.....                                       | 61        |
| AUTO_CLOCK_ENABLE_RECOGNITION.....                                    | 62        |
| AUTO_DSP_RECOGNITION.....                                             | 63        |
| AUTO_ENABLE_SMART_COMPILE.....                                        | 64        |
| AUTO_OPEN_DRAIN_PINS.....                                             | 65        |
| AUTO_PARALLEL_SYNTHESIS.....                                          | 66        |
| AUTO_RAM_RECOGNITION.....                                             | 67        |
| AUTO_RESOURCE_SHARING.....                                            | 68        |
| AUTO_ROM_RECOGNITION.....                                             | 69        |
| AUTO_SHIFT_REGISTER_RECOGNITION.....                                  | 70        |
| BARRELSHIFTER_CARRY_CHAIN_PACKING.....                                | 71        |

|                                                  |     |
|--------------------------------------------------|-----|
| BLOCK_DESIGN_NAMING.....                         | 72  |
| BOARD.....                                       | 73  |
| CONVERT_6LUT_TO_EXTENDED_MODE.....               | 74  |
| DEVICE_FILTER_PACKAGE.....                       | 75  |
| DEVICE_FILTER_PIN_COUNT.....                     | 76  |
| DEVICE_FILTER_SPEED_GRADE.....                   | 77  |
| DEVICE_FILTER_VOLTAGE.....                       | 78  |
| DISABLE_ANSI_SEARCH_INCLUDE_DIR.....             | 79  |
| DISABLE_DSP_NEGATE_INFERENCING.....              | 80  |
| DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES..... | 81  |
| DISABLE_REGISTER_POWER_UP_INITIALIZATION.....    | 82  |
| DONT_MERGE_LATCH.....                            | 83  |
| DONT_MERGE_REGISTER.....                         | 84  |
| DONT_SWEEP_WYSIWYG.....                          | 85  |
| DOWNGRADE_ERROR_ON_DUPLICATE_ATTRIBUTE.....      | 86  |
| DSE_SYNTH_EXTRA_EFFORT_MODE.....                 | 87  |
| DSP_ACTION_ON_MISS.....                          | 88  |
| DSP_BLOCK_BALANCING.....                         | 89  |
| DUPLICATE_HIERARCHY_DEPTH.....                   | 90  |
| EDA_DESIGN_ENTRY_SYNTHESIS_TOOL.....             | 91  |
| EDA_INPUT_DATA_FORMAT.....                       | 92  |
| EDA_INPUT_GND_NAME.....                          | 93  |
| EDA_INPUT_VCC_NAME.....                          | 94  |
| EDA_LMF_FILE.....                                | 95  |
| EDA_RUN_TOOL_AUTOMATICALLY.....                  | 96  |
| EDA_SHOW_LMF_MAPPING_MESSAGES.....               | 97  |
| EDA_VHDL_LIBRARY.....                            | 98  |
| ENABLE_ARRAY_INSTANCES_FOR_LPARAM.....           | 99  |
| ENABLE_DEFENSIVE_SYNTHESIS.....                  | 100 |
| ENABLE_DYNAMIC_REPORT.....                       | 101 |
| ENABLE_FAST_HIERARCHY_DISPLAY.....               | 102 |
| ENABLE_FORMAL_VERIFICATION.....                  | 103 |
| ENABLE_FPGA_TAMPER_DETECTION.....                | 104 |
| ENABLE_RELAXED_CHECKING_MODE.....                | 105 |
| ENABLE_STATE_MACHINE_INFERENCE.....              | 106 |
| ENABLE_SV_STATIC_ASSERTIONS.....                 | 107 |
| ENABLE_VERILOG_NETLIST_READER.....               | 108 |
| ENABLE_VHDL_STATIC_ASSERTIONS.....               | 109 |
| ENFORCE_CLK_ENABLE_INFERENCING_IN_M20KS.....     | 110 |
| FAMILY.....                                      | 111 |
| FORCE_CLOCK_ENABLE_INFERENCE.....                | 112 |
| FORCE_SYNCH_CLEAR.....                           | 113 |
| FRACTAL_SYNTHESIS.....                           | 114 |
| GROUP_IDENTICAL_HIERARCHIES.....                 | 115 |
| HDL_INITIAL_FANOUT_LIMIT.....                    | 116 |
| HDL_MESSAGE_LEVEL.....                           | 117 |
| HDL_MESSAGE_OFF.....                             | 118 |
| HDL_MESSAGE_ON.....                              | 119 |
| HPS_PARTITION.....                               | 120 |
| IGNORE_GLOBAL_BUFFERS.....                       | 121 |
| IGNORE_LCELL_BUFFERS.....                        | 122 |

|                                                                                        |     |
|----------------------------------------------------------------------------------------|-----|
| IGNORE_MAX_FANOUT_ASSIGNMENTS.....                                                     | 123 |
| IGNORE_REGISTER_POWER_UP_INITIALIZATION.....                                           | 124 |
| IGNORE_SOFT_BUFFERS.....                                                               | 125 |
| IGNORE_TRANSLATE_OFF_AND_SYNTHESIS_OFF.....                                            | 126 |
| IMPLEMENT_AS_CLOCK_ENABLE.....                                                         | 127 |
| IMPLEMENT_AS_OUTPUT_OF_LOGIC_CELL.....                                                 | 128 |
| INFER_RAMs_FROM_RAW_LOGIC.....                                                         | 129 |
| INIT_ENUM_TO_X.....                                                                    | 130 |
| IP_SEARCH_PATHS.....                                                                   | 131 |
| MAX_BALANCING_DSP_BLOCKS.....                                                          | 132 |
| MAX_FANOUT.....                                                                        | 133 |
| MAX_FANOUT_FOR_SYNCH_CTRL.....                                                         | 134 |
| MAX_LABS.....                                                                          | 135 |
| MAX_NUMBER_OF_REGISTERS_FROM_UNINFERRED_RAMs.....                                      | 136 |
| MAX_RAM_BLOCKS_M4K.....                                                                | 137 |
| MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE<br>SETTING_DONT_CARE..... | 138 |
| MUX_RESTRUCTURE.....                                                                   | 139 |
| NOT_GATE_PUSH_BACK.....                                                                | 141 |
| NUMBER_OF_INVERTED_REGISTERS_REPORTED.....                                             | 142 |
| NUMBER_OF_OPTIMIZED_AWAY_HIERARCHIES_REPORTED.....                                     | 143 |
| NUMBER_OF_PROTECTED_REGISTERS_REPORTED.....                                            | 144 |
| NUMBER_OF_REMOVED_REGISTERS_REPORTED.....                                              | 145 |
| NUMBER_OF_SWEPT_NODES_REPORTED.....                                                    | 146 |
| NUMBER_OF_TOP_ROOT_CAUSES_REPORTED.....                                                | 147 |
| OCP_HW_EVAL.....                                                                       | 148 |
| OPTIMIZATION_TECHNIQUE.....                                                            | 149 |
| OPTIMIZE_POWER_DURING_SYNTHESIS.....                                                   | 150 |
| PARAMETER.....                                                                         | 151 |
| PHYSICAL_SHIFT_REGISTER_INFERENCE.....                                                 | 152 |
| POWER_UP_LEVEL.....                                                                    | 153 |
| PRESERVE_FANOUT_FREE_NODE.....                                                         | 154 |
| PRESERVE_FANOUT_FREE_WYSIWYG.....                                                      | 155 |
| PRESERVE_REGISTER.....                                                                 | 156 |
| PRESERVE_REGISTER_SYN_ONLY.....                                                        | 157 |
| PRPOF_ID.....                                                                          | 158 |
| QUICK_ELAB_TILE_IP.....                                                                | 159 |
| QUICK_ELAB_TILE_IP_PROPERTY.....                                                       | 160 |
| RAMSTYLE_ATTRIBUTE.....                                                                | 161 |
| RAMSTYLE_ATTRIBUTE_RDW.....                                                            | 162 |
| RBCGEN_CRITICAL_WARNING_TO_ERROR.....                                                  | 163 |
| REMOVE_DUPLICATE_REGISTERS.....                                                        | 164 |
| REMOVE_REDUNDANT_LOGIC_CELLS.....                                                      | 165 |
| REPORT_CONSTRAINT_PROPAGATION.....                                                     | 166 |
| REPORT_ENTITY_UTILIZATION_TO_ASCII_PRO.....                                            | 167 |
| REPORT_PARAMETER_SETTINGS_PRO.....                                                     | 168 |
| REPORT_PARAMETER_SETTINGS_TO_ASCII_PRO.....                                            | 169 |
| REPORT_PR_INITIAL_VALUES_AS_ERROR.....                                                 | 170 |
| REPORT_SOURCE_ASSIGNMENTS_PRO.....                                                     | 171 |
| REPORT_SOURCE_ASSIGNMENTS_TO_ASCII_PRO.....                                            | 172 |
| RESYNTHESIS_OPTIMIZATION_EFFORT.....                                                   | 173 |

|                                                                           |     |
|---------------------------------------------------------------------------|-----|
| RESYNTHESIS_PHYSICAL_SYNTHESIS.....                                       | 174 |
| RESYNTHESIS_RETIMING.....                                                 | 175 |
| RTL_ANALYSIS_DEBUG_MODE.....                                              | 176 |
| SAFE_STATE_MACHINE.....                                                   | 177 |
| SASIC_TIE_OFF_FILE.....                                                   | 178 |
| SAVE_DISK_SPACE.....                                                      | 179 |
| SEARCH_PATH.....                                                          | 180 |
| SECONDARY_TOP_LEVEL_ENTITY.....                                           | 181 |
| SHIFT_REGISTER_DO_NOT_LEAVE_REGISTER_OUTSIDE.....                         | 182 |
| SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL.....                               | 183 |
| SHOW_COLLAPSIBLE_ROWS_IN_ASCII_REPORT_FOR_WARNING_SUMMARY_RE<br>PORT..... | 184 |
| SIZE_OF_IGNORED_POWER_UP_REPORT.....                                      | 185 |
| SIZE_OF_LATCH_REPORT.....                                                 | 186 |
| SIZE_OF_PR_INITIAL_CONDITIONS_REPORT.....                                 | 187 |
| SMART_COMPILE_IGNORES_TDC_FOR_STRATIX_PLL_CHANGES.....                    | 188 |
| STATE_MACHINE_PROCESSING.....                                             | 189 |
| STRICT_RAM_RECOGNITION.....                                               | 190 |
| SYNCHRONIZATION_REGISTER_CHAIN_LENGTH.....                                | 191 |
| SYNTHESIS_AVAILABLE_RESOURCE_MULTIPLIER.....                              | 192 |
| SYNTHESIS_EFFORT.....                                                     | 193 |
| SYNTHESIS_KEEP_SYNCH_CLEAR_PRESET_BEHAVIOR_IN_UNMAPPER.....               | 194 |
| SYNTHESIS_S10_MIGRATION_CHECKS.....                                       | 195 |
| SYNTH_CLOCK_MUX_PROTECTION.....                                           | 196 |
| SYNTH_CONSTRAINT_OPTIMIZATION_PRECEDENCE.....                             | 197 |
| SYNTH_GATED_CLOCK_CONVERSION.....                                         | 198 |
| SYNTH_GATED_CLOCK_CONVERSION_BASE_CLOCK.....                              | 199 |
| SYNTH_MESSAGE_LEVEL.....                                                  | 200 |
| SYNTH_PROTECT_SDC_CONSTRAINT.....                                         | 201 |
| SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM.....                         | 202 |
| SYNTH_TIMING_DRIVEN_SYNTHESIS.....                                        | 203 |
| TOP_LEVEL_ENTITY.....                                                     | 204 |
| TRACK_CONNECTED_INSTANCE_PORTS.....                                       | 205 |
| UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL.....                                | 206 |
| USER_LIBRARIES.....                                                       | 207 |
| USE_AS_EIO_GPIO.....                                                      | 208 |
| USE_COMPRESSOR_IMPLEMENTATION.....                                        | 209 |
| USE_GENERATED_PHYSICAL_CONSTRAINTS.....                                   | 210 |
| VERILOG_ALLOW_RAM_INFERRED_IN_GENERATE_LOOP.....                          | 211 |
| VERILOG_CONSTANT_LOOP_LIMIT.....                                          | 212 |
| VERILOG_INPUT_VERSION.....                                                | 213 |
| VERILOG_LMF_FILE.....                                                     | 214 |
| VERILOG_MACRO.....                                                        | 215 |
| VERILOG_NON_CONSTANT_LOOP_LIMIT.....                                      | 216 |
| VERILOG_SHOW_LMF_MAPPING_MESSAGES.....                                    | 217 |
| VHDL_COND_ANALYSIS_USER_DEFINES_FILE.....                                 | 218 |
| VHDL_INPUT_LIBRARY.....                                                   | 219 |
| VHDL_INPUT_VERSION.....                                                   | 220 |
| VHDL_LMF_FILE.....                                                        | 221 |
| VHDL_SHOW_LMF_MAPPING_MESSAGES.....                                       | 222 |
| WAIVE_GATED_CLOCK_SYNCHRONIZER_CHECK.....                                 | 223 |

|                                                          |     |
|----------------------------------------------------------|-----|
| Assembler Assignments .....                              | 224 |
| ANTI_TAMPER_RESPONSE.....                                | 224 |
| ATTESTATION_ALT_NAME_MANUFACTURER.....                   | 225 |
| ATTESTATION_ALT_NAME_PRODUCT.....                        | 226 |
| ATTESTATION_CRL_DISTRIBUTION_POINT.....                  | 227 |
| ATTESTATION_MODEL_INFO.....                              | 228 |
| ATTESTATION_RIM_URI_PREFIX.....                          | 229 |
| ATTESTATION_RIM_URI_SUFFIX.....                          | 230 |
| ATTESTATION_VENDOR_INFO.....                             | 231 |
| AUTO_RESTART_CONFIGURATION.....                          | 232 |
| CLOCK_SOURCE.....                                        | 233 |
| COMPRESSION_MODE.....                                    | 234 |
| CONFIGURATION_CLOCK_DIVISOR.....                         | 235 |
| CONFIGURATION_CLOCK_FREQUENCY.....                       | 236 |
| CONVERT_PROGRAMMING_FILES_COMMANDS.....                  | 237 |
| DISABLE_VID.....                                         | 238 |
| ENABLE_ADV_SEU_DETECTION.....                            | 239 |
| ENABLE_AUTONOMOUS_PCIE_HIP.....                          | 240 |
| ENABLE_CRAM_INTEGRITY_CHECK.....                         | 241 |
| ENABLE_EXTERNAL_SCRUBBING.....                           | 242 |
| ENABLE_EXTERNAL_VOLTAGE_REFERENCE.....                   | 243 |
| ENABLE_FPGA_TAMPER_DEVICE_SELF_KILL.....                 | 244 |
| ENABLE_FREQUENCY_TAMPER_DETECTION.....                   | 245 |
| ENABLE_FREQUENCY_TAMPER_DEVICE_SELF_KILL.....            | 246 |
| ENABLE_MULTI_AUTHORITY.....                              | 247 |
| ENABLE_OCT_DONE.....                                     | 248 |
| ENABLE_OWNERSHIP_TRANSFER.....                           | 249 |
| ENABLE_PARTIAL_RECONFIGURATION_BITSTREAM_ENCRYPTION..... | 250 |
| ENABLE_PMF_DIAGNOSTIC.....                               | 251 |
| ENABLE_PR_POF_ID.....                                    | 252 |
| ENABLE_S10_ATTESTATION_COMMANDS.....                     | 253 |
| ENABLE_SPDM_SECURE_MESSAGE_ROUTING.....                  | 254 |
| ENABLE_STATUS_BYTE.....                                  | 255 |
| ENABLE_TEMPERATURE_TAMPER_DETECTION.....                 | 256 |
| ENABLE_TEMPERATURE_TAMPER_DEVICE_SELF_KILL.....          | 257 |
| ENABLE_VCCL_HPS_VOLTAGE_TAMPER_DETECTION.....            | 258 |
| ENABLE_VCCL_SDM_VOLTAGE_TAMPER_DETECTION.....            | 259 |
| ENABLE_VCCL_VOLTAGE_TAMPER_DETECTION.....                | 260 |
| ENABLE_VOLTAGE_TAMPER_DETECTION.....                     | 261 |
| ENABLE_VOLTAGE_TAMPER_DEVICE_SELF_KILL.....              | 262 |
| ENCRYPT_PROGRAMMING_BITSTREAM.....                       | 263 |
| EPROM_USE_CHECKSUM_AS_USERCODE.....                      | 264 |
| FIPS_MODE.....                                           | 265 |
| FREQUENCY_TAMPER_DETECTION_RANGE.....                    | 266 |
| GENERATE_COMPRESSED_SOF.....                             | 267 |
| GENERATE_HEX_FILE.....                                   | 268 |
| GENERATE_PMSF_FILES.....                                 | 269 |
| GENERATE_PROGRAMMING_FILES.....                          | 270 |
| GENERATE_PR_RBF_FILE.....                                | 271 |
| GENERATE_RBF_FILE.....                                   | 272 |
| GENERATE_TTF_FILE.....                                   | 273 |

|                                                       |     |
|-------------------------------------------------------|-----|
| HEXOUT_FILE_COUNT_DIRECTION.....                      | 274 |
| HEXOUT_FILE_START_ADDRESS.....                        | 275 |
| HPS_DAP_NO_CERTIFICATE.....                           | 276 |
| HPS_DAP_SPLIT_MODE.....                               | 277 |
| HPS_INITIALIZATION.....                               | 278 |
| HPS_RETAIN_DDR_CONTENT.....                           | 279 |
| LOW_VOLTAGE_MODE.....                                 | 280 |
| NUMBER_OF_SLAVE_DEVICE.....                           | 281 |
| ON_CHIP_BITSTREAM_DECOMPRESSION.....                  | 282 |
| PROGRAMMING_BITSTREAM_ENCRYPTION_CNOC_SCRAMBLING..... | 283 |
| PROGRAMMING_BITSTREAM_ENCRYPTION_KEY_SELECT.....      | 284 |
| PROGRAMMING_BITSTREAM_ENCRYPTION_UPDATE_RATIO.....    | 285 |
| PR_BASE_MSF.....                                      | 286 |
| PR_BASE_SOF.....                                      | 287 |
| PR_SKIP_BASE_CHECK.....                               | 288 |
| PWRMGT_ADV_CLOCK_DATA_FALL_TIME.....                  | 289 |
| PWRMGT_ADV_CLOCK_DATA_RISE_TIME.....                  | 290 |
| PWRMGT_ADV_DATA_HOLD_TIME.....                        | 291 |
| PWRMGT_ADV_DATA_SETUP_TIME.....                       | 292 |
| PWRMGT_ADV_FPGA_RELEASE_DELAY.....                    | 293 |
| PWRMGT_ADV_INITIAL_DELAY.....                         | 294 |
| PWRMGT_ADV_VOLTAGE_STABLE_DELAY.....                  | 295 |
| PWRMGT_ADV_VOUT_READING_ERR_MARGIN.....               | 296 |
| PWRMGT_BUS_SPEED_MODE.....                            | 297 |
| PWRMGT_DEVICE_ADDRESS_IN_PMBUS_SLAVE_MODE.....        | 298 |
| PWRMGT_DIRECT_FORMAT_COEFFICIENT_B.....               | 299 |
| PWRMGT_DIRECT_FORMAT_COEFFICIENT_M.....               | 300 |
| PWRMGT_DIRECT_FORMAT_COEFFICIENT_R.....               | 301 |
| PWRMGT_LINEAR_FORMAT_N.....                           | 302 |
| PWRMGT_PAGE_COMMAND_ENABLE.....                       | 303 |
| PWRMGT_PAGE_COMMAND_PAYLOAD.....                      | 304 |
| PWRMGT_SLAVE_DEVICE0_ADDRESS.....                     | 305 |
| PWRMGT_SLAVE_DEVICE1_ADDRESS.....                     | 306 |
| PWRMGT_SLAVE_DEVICE2_ADDRESS.....                     | 307 |
| PWRMGT_SLAVE_DEVICE3_ADDRESS.....                     | 308 |
| PWRMGT_SLAVE_DEVICE4_ADDRESS.....                     | 309 |
| PWRMGT_SLAVE_DEVICE5_ADDRESS.....                     | 310 |
| PWRMGT_SLAVE_DEVICE6_ADDRESS.....                     | 311 |
| PWRMGT_SLAVE_DEVICE7_ADDRESS.....                     | 312 |
| PWRMGT_SLAVE_DEVICE_TYPE.....                         | 313 |
| PWRMGT_TABLE_VERSION.....                             | 314 |
| PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT.....             | 315 |
| PWRMGT_VID_FORMAT_BASE_VOLTAGE.....                   | 316 |
| PWRMGT_VID_FORMAT_STEP_SIZE.....                      | 317 |
| PWRMGT_VOLTAGE_OUTPUT_FORMAT.....                     | 318 |
| QKY_FILE.....                                         | 319 |
| QSPI_OWNERSHIP.....                                   | 320 |
| RBF_FILE_GENERATION_FOR_SUPR.....                     | 321 |
| RELEASE_CLEARS_BEFORE_TRI_STATES.....                 | 322 |
| REPAIR_CLK_DIV_VAL.....                               | 323 |
| RSU_MAX_RETRY_COUNT.....                              | 324 |

|                                                     |     |
|-----------------------------------------------------|-----|
| RUN_CONFIG_CPU_FROM_INT_OSC.....                    | 325 |
| SASIC_PERIPHERY_SET_FILE.....                       | 326 |
| SECU_OPTION_DISABLE_ALIAS_L1.....                   | 327 |
| SECU_OPTION_DISABLE_BETA.....                       | 328 |
| SECU_OPTION_DISABLE_ENCRYPTION_KEY_IN_BBRAM.....    | 329 |
| SECU_OPTION_DISABLE_ENCRYPTION_KEY_IN_EFUSES.....   | 330 |
| SECU_OPTION_DISABLE_HPS_DEBUG.....                  | 331 |
| SECU_OPTION_DISABLE_JTAG.....                       | 332 |
| SECU_OPTION_DISABLE_PUF_WRAPPED_ENCRYPTION_KEY..... | 333 |
| SECU_OPTION_DISABLE_VIRTUAL_EFUSES.....             | 334 |
| SECU_OPTION_FORCE_ENCRYPTION_KEY_UPDATE.....        | 335 |
| SECU_OPTION_FORCE_SDM_CLOCK_TO_INT_OSC.....         | 336 |
| SECU_OPTION_LOCK_SECURITY_EFUSES.....               | 337 |
| SEU_DETECTED_PIN_BEHAVIOR.....                      | 338 |
| STRATIXII_CONFIGURATION_DEVICE.....                 | 339 |
| STRATIX_JTAG_USER_CODE.....                         | 340 |
| TEMPERATURE_TAMPER_LOWER_BOUND.....                 | 341 |
| TEMPERATURE_TAMPER_UPPER_BOUND.....                 | 342 |
| TEMPERATURE_THRESHOLD_VALUE.....                    | 343 |
| UNINITIALIZED_RAM_CONTENT_PATTERN.....              | 344 |
| USE_ALIAS_L1.....                                   | 345 |
| USE_CHECKSUM_AS_USERCODE.....                       | 346 |
| USE_CONFIGURATION_DEVICE.....                       | 347 |
| VCCL_SDM_VOLTAGE_DIFFERENCE_TRIGGER.....            | 348 |
| VCCL_VOLTAGE_DIFFERENCE_TRIGGER.....                | 349 |
| VOLTAGE_TAMPER_DETECTION_TRIGGER.....               | 350 |
| VR_VOLTAGE_MONITOR_SOURCE.....                      | 351 |
| XCVR32_ACJTAG_CONFIG.....                           | 352 |
| Classic Timing Assignments .....                    | 353 |
| CUT_OFF_IO_PIN_FEEDBACK.....                        | 353 |
| CUT_OFF_PATHS_BETWEEN_CLOCK_DOMAINS.....            | 354 |
| CUT_OFF_READ_DURING_WRITE_PATHS.....                | 355 |
| DEFAULT_HOLD_MULTICYCLE.....                        | 356 |
| EMIF_SOC_PHYCLK_ADVANCE_MODELING.....               | 357 |
| ENABLE_HPS_INTERNAL_TIMING.....                     | 358 |
| EXPLORATION_DASHBOARD_REPORT_SCRIPT.....            | 359 |
| FLOW_ENABLE_TIMING_ANALYZER_AFTER_PLAN_STAGE.....   | 360 |
| IMPLEMENTS_FREE_RUNNING_CLOCK.....                  | 361 |
| INPUT_TRANSITION_TIME.....                          | 362 |
| MAX_CORE_JUNCTION_TEMP.....                         | 363 |
| MIN_CORE_JUNCTION_TEMP.....                         | 364 |
| MIN_MTBF_REQUIREMENT.....                           | 365 |
| NOMINAL_CORE_SUPPLY_VOLTAGE.....                    | 366 |
| PACKAGE_SKEW_COMPENSATION.....                      | 367 |
| PLL_EXTERNAL_FEEDBACK_BOARD_DELAY.....              | 368 |
| SDC_STATEMENT.....                                  | 369 |
| STA_AUTO_DESIGN_CLOSURE_REPORT_SUMMARY.....         | 370 |
| STA_AUTO_REPORT_SETUP_SUMMARY.....                  | 371 |
| STA_AUTO_UPDATE_TIMING_NETLIST.....                 | 372 |
| STA_POST_PLAN_DELAY_MODEL.....                      | 373 |
| STA_POST_SYN_DELAY_MODEL.....                       | 374 |



|                                                                  |     |
|------------------------------------------------------------------|-----|
| STA_POST_SYN_REGISTER_PACKING.....                               | 375 |
| TDC_AGGRESSIVE_HOLD_CLOSURE_EFFORT.....                          | 376 |
| TIMING_ANALYZER_DO_CCPP_REMOVAL.....                             | 377 |
| TIMING_ANALYZER_DO_REPORT_CDC_VIEWER.....                        | 378 |
| TIMING_ANALYZER_DO_REPORT_TIMING.....                            | 379 |
| TIMING_ANALYZER_GUI_OPEN_SCRIPT.....                             | 380 |
| TIMING_ANALYZER_MULTICORNER_ANALYSIS.....                        | 381 |
| TIMING_ANALYZER_REPORT_NUM_WORST_CASE_TIMING_PATHS.....          | 382 |
| TIMING_ANALYZER_REPORT_SCRIPT.....                               | 383 |
| TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS.....      | 384 |
| TIMING_ANALYZER_REPORT_WORST_CASE_TIMING_PATHS.....              | 385 |
| TIMING_ANALYZER_SIMULTANEOUS_MULTICORNER_ANALYSIS.....           | 386 |
| TIMING_ANALYZER_REPORT_WORST_CASE_TIMING_PATHS_SHOW_ROUTING..... | 387 |
| USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN.....                       | 388 |
| Compiler Assignments .....                                       | 389 |
| ALLOW_REGISTER_DUPLICATION.....                                  | 389 |
| ALLOW_REGISTER_MERGING.....                                      | 390 |
| ALLOW_REGISTER_RETIMING.....                                     | 391 |
| OPTIMIZATION_MODE.....                                           | 392 |
| RAM_INITIALIZATION.....                                          | 394 |
| Design Assistant Assignments .....                               | 395 |
| CLK_RULE_CLKNET_CLKSPINES_THRESHOLD.....                         | 395 |
| DA_CUSTOM_RULE_FILE.....                                         | 396 |
| DESIGN_ASSISTANT_EXCLUDE.....                                    | 397 |
| DESIGN_ASSISTANT_INCLUDE.....                                    | 398 |
| DRC_DEADLOCK_STATE_LIMIT.....                                    | 399 |
| DRC_DETAIL_MESSAGE_LIMIT.....                                    | 400 |
| DRC_FANOUT_EXCEEDING.....                                        | 401 |
| DRC_GATED_CLOCK_FEED.....                                        | 402 |
| DRC_REPORT_FANOUT_EXCEEDING.....                                 | 403 |
| DRC_REPORT_TOP_FANOUT.....                                       | 404 |
| DRC_TOP_FANOUT.....                                              | 405 |
| DRC_VIOLATION_MESSAGE_LIMIT.....                                 | 406 |
| HARDCOPY_FLOW_AUTOMATION.....                                    | 407 |
| HARDCOPY_NEW_PROJECT_PATH.....                                   | 408 |
| HCPY_CAT.....                                                    | 409 |
| HCPY_PLL_MULTIPLE_CLK_NETWORK_TYPES.....                         | 410 |
| HCPY_VREF_PINS.....                                              | 411 |
| Design Partition Assignments .....                               | 412 |
| ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS.....                         | 412 |
| AUTOMATIC_DANGLING_PORT_TIEOFF.....                              | 413 |
| CROSS_BOUNDARY_OPTIMIZATIONS.....                                | 414 |
| EMPTY.....                                                       | 415 |
| ENABLE_LAB_SHARING_WITH_PARENT_PARTITION.....                    | 416 |
| ENTITY_REBINDING.....                                            | 417 |
| EXPORT_BLOCK_NAME_OBFUSCATION.....                               | 418 |
| FUSA_PRESERVATION_PARTITION.....                                 | 419 |
| IGNORE_PARTITIONS.....                                           | 420 |
| INCREMENTAL_COMPILATION_EXPORT_FLATTEN.....                      | 421 |
| INCREMENTAL_COMPILATION_EXPORT_POST_FIT.....                     | 422 |
| INCREMENTAL_COMPILATION_EXPORT_POST_SYNTH.....                   | 423 |

|                                                  |     |
|--------------------------------------------------|-----|
| INSERT_BOUNDARY_WIRE_LUTS.....                   | 424 |
| MERGE_EQUIVALENT_BIDIRS.....                     | 425 |
| MERGE_EQUIVALENT_INPUTS.....                     | 426 |
| PARTIAL_RECONFIGURATION_PARTITION.....           | 427 |
| PARTITION.....                                   | 428 |
| PARTITION_ALWAYS_USE_QXP_NETLIST.....            | 429 |
| PARTITION_ASD_REGION.....                        | 430 |
| PARTITION_ASD_REGION_ID.....                     | 431 |
| PARTITION_IGNORE_SOURCE_FILE_CHANGES.....        | 432 |
| PARTITION_PRESERVE_HIGH_SPEED_TILES.....         | 433 |
| PRESERVE.....                                    | 434 |
| PROPAGATE_CONSTANTS_ON_INPUTS.....               | 435 |
| PROPAGATE_INVERSIONS_ON_INPUTS.....              | 436 |
| QDB_FILE_PARTITION.....                          | 437 |
| REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS.....         | 438 |
| RESERVED_CORE.....                               | 439 |
| RTL_PARAMETER.....                               | 440 |
| EDA Netlist Writer Assignments .....             | 441 |
| EDA_BOARD_BOUNDARY_SCAN_OPERATION.....           | 441 |
| EDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL.....         | 442 |
| EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL.....      | 443 |
| EDA_BOARD_DESIGN_SYMBOL_TOOL.....                | 444 |
| EDA_BOARD_DESIGN_TIMING_TOOL.....                | 445 |
| EDA_BOARD_DESIGN_TOOL.....                       | 446 |
| EDA_COPY_FILE_OR_DIR_TO_SIM.....                 | 447 |
| EDA_COPY_FILE_TO_SIM_DIR.....                    | 448 |
| EDA_DESIGN_EXTRA_ALTERA_SIM_LIB.....             | 449 |
| EDA_DESIGN_INSTANCE_NAME.....                    | 450 |
| EDA_ENABLE_GLITCH_FILTERING.....                 | 451 |
| EDA_ENABLE_IPUTF_MODE.....                       | 452 |
| EDA_EXDES_CUSTOM_SIM_SCRIPT_ACTIVEHDL.....       | 453 |
| EDA_EXDES_CUSTOM_SIM_SCRIPT_QUESTA.....          | 454 |
| EDA_EXDES_CUSTOM_SIM_SCRIPT_RIVIERAPRO.....      | 455 |
| EDA_EXDES_CUSTOM_SIM_SCRIPT_VCS.....             | 456 |
| EDA_EXDES_CUSTOM_SIM_SCRIPT_VCSMX.....           | 457 |
| EDA_EXDES_CUSTOM_SIM_SCRIPT_XCELIUM.....         | 458 |
| EDA_EXTRA_COMPILE_OPTION_FOR_IP.....             | 459 |
| EDA_EXTRA_COMPILE_OPTION_FOR_NON_IP.....         | 460 |
| EDA_EXTRA_ELAB_OPTION.....                       | 461 |
| EDA_EXTRA_SIM_OPTION.....                        | 462 |
| EDA_EXTRA_VERILOG_COMPILE_OPTION_FOR_IP.....     | 463 |
| EDA_EXTRA_VERILOG_COMPILE_OPTION_FOR_NON_IP..... | 464 |
| EDA_EXTRA_VHDL_COMPILE_OPTION_FOR_IP.....        | 465 |
| EDA_EXTRA_VHDL_COMPILE_OPTION_FOR_NON_IP.....    | 466 |
| EDA_FLATTEN_BUSES.....                           | 467 |
| EDA_FORCE_GATE_LEVEL_REG_INIT_X.....             | 468 |
| EDA_FORMAL_VERIFICATION_ALLOW_RETIMING.....      | 469 |
| EDA_FORMAL_VERIFICATION_TOOL.....                | 470 |
| EDA_FV_HIERARCHY.....                            | 471 |
| EDA_GENERATE_POWER_INPUT_FILE.....               | 472 |
| EDA_GENERATE_SDF_FOR_POWER.....                  | 473 |

|                                                     |     |
|-----------------------------------------------------|-----|
| EDA_GENERATE_TIMING_CLOSURE_DATA.....               | 474 |
| EDA_IBIS_AMI.....                                   | 475 |
| EDA_IBIS_EXTENDED_MODEL_SELECTOR.....               | 476 |
| EDA_IBIS_MODEL_SELECTOR.....                        | 477 |
| EDA_IBIS_MUTUAL_COUPLING.....                       | 478 |
| EDA_IBIS_PRE_SYNTH.....                             | 479 |
| EDA_IBIS_SPECIFICATION_VERSION.....                 | 480 |
| EDA_IPFS_FILE.....                                  | 481 |
| EDA_LAUNCH_CMD_LINE_TOOL.....                       | 482 |
| EDA_MAP_ILLEGAL_CHARACTERS.....                     | 483 |
| EDA_NATIVELINK_GENERATE_SCRIPT_ONLY.....            | 484 |
| EDA_NATIVELINK_PORTABLE_FILE_PATHS.....             | 485 |
| EDA_NATIVELINK_SIMULATION_SETUP_SCRIPT.....         | 486 |
| EDA_NATIVELINK_SIMULATION_TEST_BENCH.....           | 487 |
| EDA_NETLIST_WRITER_OUTPUT_DIR.....                  | 488 |
| EDA_PRECOMPILED_LIBRARY_FOR_QUESTASIM.....          | 489 |
| EDA_PRECOMPILED_LIBRARY_FOR_RIVIERAPRO.....         | 490 |
| EDA_PRECOMPILED_LIBRARY_FOR_VCS_MX.....             | 491 |
| EDA_PRECOMPILED_LIBRARY_FOR_XCELIUM.....            | 492 |
| EDA_RESYNTHESIS_TOOL.....                           | 493 |
| EDA_RTL_SIMULATION_RUN_SCRIPT.....                  | 494 |
| EDA_RTL_SIM_MODE.....                               | 495 |
| EDA_RTL_TEST_BENCH_FILE_NAME.....                   | 496 |
| EDA_RTL_TEST_BENCH_NAME.....                        | 497 |
| EDA_RTL_TEST_BENCH_RUN_FOR.....                     | 498 |
| EDA_SDC_FILE_NAME.....                              | 499 |
| EDA_SIMULATION_GENERATE_SCRIPT_ONLY.....            | 500 |
| EDA_SIMULATION_RUN_SCRIPT.....                      | 501 |
| EDA_SIMULATION_SETUP_SCRIPT.....                    | 502 |
| EDA_SIMULATION_STAGE_FOR_GATE_LEVEL.....            | 503 |
| EDA_SIMULATION_START_WITH_CLEAN_DIR.....            | 504 |
| EDA_SIMULATION_TOOL.....                            | 505 |
| EDA_SIMULATION_TYPE.....                            | 506 |
| EDA_SIMULATION_WAVE_FILE_QUESTA_INTEL.....          | 507 |
| EDA_TEST_BENCH_DESIGN_INSTANCE_NAME.....            | 508 |
| EDA_TEST_BENCH_ENABLE_STATUS.....                   | 509 |
| EDA_TEST_BENCH_ENTITY_MODULE_NAME.....              | 510 |
| EDA_TEST_BENCH_EXTRA_ALTERA_SIM_LIB.....            | 511 |
| EDA_TEST_BENCH_FILE.....                            | 512 |
| EDA_TEST_BENCH_FILE_NAME.....                       | 513 |
| EDA_TEST_BENCH_GATE_LEVEL_NETLIST_LIBRARY.....      | 514 |
| EDA_TEST_BENCH_MODULE_NAME.....                     | 515 |
| EDA_TEST_BENCH_NAME.....                            | 516 |
| EDA_TEST_BENCH_RUN_FOR.....                         | 517 |
| EDA_TEST_BENCH_RUN_SIM_FOR.....                     | 518 |
| EDA_TEST_BENCH_TOP_MODULE.....                      | 519 |
| EDA_TIME_SCALE.....                                 | 520 |
| EDA_TIMING_ANALYSIS_TOOL.....                       | 521 |
| EDA_TRUNCATE_LONG_HIERARCHY_PATHS.....              | 522 |
| EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY..... | 523 |
| EDA_VHDL_ARCH_NAME.....                             | 524 |

|                                                             |     |
|-------------------------------------------------------------|-----|
| EDA_WAIT_FOR_GUI_TOOL_COMPLETION.....                       | 525 |
| EDA_WRITER_DONT_WRITE_TOP_ENTITY.....                       | 526 |
| EDA_WRITE_DEVICE_CONTROL_PORTS.....                         | 527 |
| EDA_WRITE_NODES_FOR_POWER_ESTIMATION.....                   | 528 |
| Equivalence Checker Assignments .....                       | 529 |
| EQC_AUTO_BREAK_CONE.....                                    | 529 |
| EQC_AUTO_COMP_LOOP_CUT.....                                 | 530 |
| EQC_AUTO_INVERSION.....                                     | 531 |
| EQC_AUTO_PORTSWAP.....                                      | 532 |
| EQC_AUTO_TERMINATE.....                                     | 533 |
| EQC_BBOX_MERGE.....                                         | 534 |
| EQC_CONSTANT_DFF_DETECTION.....                             | 535 |
| EQC_DETECT_DONT_CARES.....                                  | 536 |
| EQC_DFF_SS_EMULATION.....                                   | 537 |
| EQC_DUPLICATE_DFF_DETECTION.....                            | 538 |
| EQC_LVDS_MERGE.....                                         | 539 |
| EQC_MAC_REGISTER_UNPACK.....                                | 540 |
| EQC_PARAMETER_CHECK.....                                    | 541 |
| EQC_POWER_UP_COMPARE.....                                   | 542 |
| EQC_RAM_REGISTER_UNPACK.....                                | 543 |
| EQC_RAM_UNMERGING.....                                      | 544 |
| EQC_RENAMING_RULES.....                                     | 545 |
| EQC_RENAMING_RULES_LIST.....                                | 546 |
| EQC_SET_PARTITION_BB_TO_VCC_GND.....                        | 547 |
| EQC_SHOW_ALL_MAPPED_POINTS.....                             | 548 |
| EQC_STRUCTURE_MATCHING.....                                 | 549 |
| EQC_SUB_CONE_REPORT.....                                    | 550 |
| Fitter Assignments .....                                    | 551 |
| ACTIVE_SERIAL_CLOCK.....                                    | 551 |
| ALLOW_ROUTING_TO_PERIPHERY_THROUGH_GLOBAL_NETWORK.....      | 553 |
| ALLOW_SEU_FAULT_INJECTION.....                              | 554 |
| ALLOW_VCCR_VCCT_PER_BANK.....                               | 555 |
| ALM_REGISTER_PACKING_EFFORT.....                            | 556 |
| ANTI_TAMPER_RESPONSE_FAILED.....                            | 557 |
| AUTO_ANALYZE_METASTABILITY.....                             | 558 |
| AUTO_DELAY_CHAINS.....                                      | 559 |
| AUTO_DELAY_CHAINS_FOR_HIGH_FANOUT_INPUT_PINS.....           | 560 |
| AUTO_GLOBAL_CLOCK.....                                      | 561 |
| AUTO_GLOBAL_REGISTER_CONTROLS.....                          | 562 |
| AUTO_RESERVE_CLKUSR_FOR_CALIBRATION.....                    | 563 |
| BASE_PIN_OUT_FILE_ON_SAMEFRAME_DEVICE.....                  | 564 |
| BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES..... | 565 |
| BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS.....      | 566 |
| BLOCK_RAM_TO_MLAB_CELL_CONVERSION.....                      | 567 |
| CDR_BANDWIDTH_PRESET.....                                   | 568 |
| CKN_CK_PAIR.....                                            | 569 |
| CLOCK_REGION.....                                           | 570 |
| CLOCK_SPINE.....                                            | 572 |
| CONFIGURATION_VCCIO_LEVEL.....                              | 573 |
| CONVERT_PR_WARNINGS_TO_ERRORS.....                          | 574 |
| CRC_ERROR_OPEN_DRAIN.....                                   | 575 |

|                                                    |     |
|----------------------------------------------------|-----|
| CURRENT_STRENGTH_NEW.....                          | 576 |
| CVP_CONFDONE_OPEN_DRAIN.....                       | 577 |
| CVP_MODE.....                                      | 578 |
| DEVICE.....                                        | 579 |
| DEVICE_INITIALIZATION_CLOCK.....                   | 580 |
| DEVICE_IO_STANDARD_ALL.....                        | 581 |
| DEVICE_MIGRATION_LIST.....                         | 582 |
| DEVICE_TECHNOLOGY_MIGRATION_LIST.....              | 583 |
| DQ_GROUP.....                                      | 584 |
| DSP_REGISTER_PACKING.....                          | 585 |
| DSP_REGISTER_PACKING_LEVEL.....                    | 586 |
| DUPLICATE_ATOM.....                                | 587 |
| DUPLICATE_REGISTER.....                            | 588 |
| DUPLICATE_SYNC_FANIN.....                          | 589 |
| ENABLE_BUS_HOLD_CIRCUITRY.....                     | 590 |
| ENABLE_CRC_ERROR_PIN.....                          | 591 |
| ENABLE_CVP_CONFDONE.....                           | 592 |
| ENABLE_DEVICE_WIDE_OE.....                         | 593 |
| ENABLE_DEVICE_WIDE_RESET.....                      | 594 |
| ENABLE_DSP_REGISTER_UNPACKING.....                 | 595 |
| ENABLE_ED_CRC_CHECK.....                           | 596 |
| ENABLE_INFERRED_SHIFT_REG_COUNTER_DUPLICATION..... | 597 |
| ENABLE_INIT_DONE_OUTPUT.....                       | 598 |
| ENABLE_INTERMEDIATE_SNAPSHOTS.....                 | 599 |
| ENABLE_NCEO_OUTPUT.....                            | 600 |
| ENABLE_PR_PINS.....                                | 601 |
| ENABLE_TIME_BORROWING_OPTIMIZATION.....            | 602 |
| ENABLE_UNUSED_RX_CLOCK_WORKAROUND.....             | 603 |
| ERROR_CHECK_FREQUENCY_DIVISOR.....                 | 604 |
| EXCLUSIVE_IO_GROUP.....                            | 605 |
| FINAL_PLACEMENT_OPTIMIZATION.....                  | 606 |
| FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION.....    | 607 |
| FITTER_AUTO_EFFORT_DESIRED_SLACK_MARGIN.....       | 608 |
| FITTER_DENSITY_PACKING_EFFORT.....                 | 609 |
| FITTER_EARLY_RETIMING.....                         | 610 |
| FITTER_EFFORT.....                                 | 611 |
| FLEX10K_MAX_PERIPHERAL_OE.....                     | 612 |
| FORCE_AVST_DUAL_MODE_PINS_FOR_PR.....              | 613 |
| FORCE_CONFIGURATION_VCCIO.....                     | 614 |
| GLOBAL_PLACEMENT_EFFORT.....                       | 615 |
| GLOBAL_SIGNAL.....                                 | 616 |
| GLOBAL_SIGNAL_PROMOTION_FANOUT_THRESHOLD.....      | 618 |
| GNDIO_CURRENT_1PT8V.....                           | 619 |
| GNDIO_CURRENT_2PT5V.....                           | 620 |
| GNDIO_CURRENT_GTL.....                             | 621 |
| GNDIO_CURRENT_GTL_PLUS.....                        | 622 |
| GNDIO_CURRENT_LVCMOS.....                          | 623 |
| GNDIO_CURRENT_LVTTL.....                           | 624 |
| GNDIO_CURRENT_PCI.....                             | 625 |
| GNDIO_CURRENT_SSTL2_CLASS1.....                    | 626 |
| GNDIO_CURRENT_SSTL2_CLASS2.....                    | 627 |

|                                                                    |     |
|--------------------------------------------------------------------|-----|
| GNDIO_CURRENT_SSTL3_CLASS1.....                                    | 628 |
| GNDIO_CURRENT_SSTL3_CLASS2.....                                    | 629 |
| GXB_0PPM_CORECLK.....                                              | 630 |
| HPS_COLD_RESET_PIN_MODE.....                                       | 631 |
| HPS_EMIF_BANK_LOCATION.....                                        | 632 |
| HPS_EMIF_RZQ_GROUP.....                                            | 633 |
| HPS_IO.....                                                        | 634 |
| HPS_ODT_IMPEDANCE.....                                             | 635 |
| HPS_WARM_RESET_PIN_MODE.....                                       | 636 |
| HSSI_PARAMETER.....                                                | 637 |
| IGNORE_HSSI_COLUMN_POWER_WHEN_PRESERVING_UNUSED_XCVR_CHANNELS..... | 638 |
| IGNORE_SDC_CONSTRAINTS_FOR_REGISTER_PACKING.....                   | 639 |
| INIT_DONE_OPEN_DRAIN.....                                          | 640 |
| INPUT_DELAY_CHAIN.....                                             | 641 |
| INPUT_TERMINATION.....                                             | 642 |
| INTERNAL_SCRUBBING.....                                            | 643 |
| IO_12_LANE_INPUT_DATA_DELAY_CHAIN.....                             | 644 |
| IO_12_LANE_INPUT_STROBE_DELAY_CHAIN.....                           | 645 |
| IO_MAXIMUM_TOGGLE_RATE.....                                        | 646 |
| IO_PARTITION_PLACEMENT.....                                        | 647 |
| IO_STANDARD.....                                                   | 648 |
| LOCKSTEP_RZQ_GROUP.....                                            | 649 |
| LVDS_DIRECT_LOOPBACK_MODE.....                                     | 650 |
| MACRO_HEAD.....                                                    | 651 |
| MACRO_MEMBER.....                                                  | 652 |
| MATCH_PLL_COMPENSATION_CLOCK.....                                  | 653 |
| MIGRATION_DEVICES.....                                             | 654 |
| MINIMUM_SEU_INTERVAL.....                                          | 655 |
| NCEO_OPEN_DRAIN.....                                               | 656 |
| NOC_COMMON_ADDRESS_RANGE_SECURITY_CHECK.....                       | 657 |
| NOC_GROUP.....                                                     | 658 |
| NUMBER_OF_EXAMPLE_NODES_REPORTED.....                              | 659 |
| OE_DELAY_CHAIN.....                                                | 660 |
| OPTIMIZE_FOR_METASTABILITY.....                                    | 661 |
| OPTIMIZE_HOLD_TIMING.....                                          | 662 |
| OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING.....                    | 663 |
| OPTIMIZE_MULTI_CORNER_TIMING.....                                  | 664 |
| OPTIMIZE_PERSONA_ROUTABILITY.....                                  | 665 |
| OPTIMIZE_POWER_DURING_FITTING.....                                 | 666 |
| OPTIMIZE_TIMING.....                                               | 667 |
| OUTPUT_DELAY_CHAIN.....                                            | 668 |
| OUTPUT_PIN_LOAD.....                                               | 669 |
| OUTPUT_TERMINATION.....                                            | 670 |
| PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION.....          | 671 |
| PERIPH_FITTER_SCRIPT.....                                          | 672 |
| PERIPH_REPORT_SCRIPT.....                                          | 673 |
| PHYSICAL_RAM_RPT_MAX_ROW.....                                      | 674 |
| PHYSICAL_SYNTHESIS.....                                            | 675 |
| PIN_VCCIO.....                                                     | 676 |
| PLACEMENT_EFFORT_MULTIPLIER.....                                   | 677 |
| PLL_AUTO_RESET.....                                                | 678 |

|                                                                           |     |
|---------------------------------------------------------------------------|-----|
| PLL_BANDWIDTH_PRESET.....                                                 | 679 |
| PLL_COMPENSATION_MODE.....                                                | 680 |
| PLL_OPTIMIZE_PHASE_SHIFT_FOR_TIMING.....                                  | 681 |
| PLL_REFCLK_INPUT_TYPE.....                                                | 682 |
| PRESERVE_CLOCK.....                                                       | 683 |
| PRESERVE_UNUSED_XCVR_CHANNEL.....                                         | 684 |
| PRIORITY_SEU_AREA.....                                                    | 685 |
| PROGRAMMABLE_DEEMPHASIS.....                                              | 686 |
| PROGRAMMABLE_POWER_MAXIMUM_HIGH_SPEED_FRACTION_OF_USED_LAB_T<br>ILES..... | 687 |
| PROGRAMMABLE_POWER_TECHNOLOGY_SETTING.....                                | 688 |
| PROGRAMMABLE_PREAMPHASIS.....                                             | 689 |
| PROGRAMMABLE_VOD.....                                                     | 690 |
| PR_DONE_OPEN_DRAIN.....                                                   | 691 |
| PR_ERROR_OPEN_DRAIN.....                                                  | 692 |
| PR_PINS_OPEN_DRAIN.....                                                   | 693 |
| PR_READY_OPEN_DRAIN.....                                                  | 694 |
| PR_SECURITY_VALIDATION.....                                               | 695 |
| PUD_CTRL.....                                                             | 696 |
| QII_AUTO_PACKED_REGISTERS.....                                            | 697 |
| RECEIVER_EQUALIZATION.....                                                | 699 |
| RELATIVE_NEUTRON_FLUX.....                                                | 700 |
| REPORT_DSP_PACKED_REGISTER_NAMES.....                                     | 701 |
| REQUIRE_PLL_INITIALIZATION_CLOCK.....                                     | 702 |
| RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP.....                                  | 703 |
| RESERVE_AVST_CLK_AFTER_CONFIGURATION.....                                 | 704 |
| RESERVE_AVST_DATA15_THROUGH_DATA0_AFTER_CONFIGURATION.....                | 705 |
| RESERVE_AVST_DATA31_THROUGH_DATA16_AFTER_CONFIGURATION.....               | 706 |
| RESERVE_AVST_VALID_AFTER_CONFIGURATION.....                               | 707 |
| RESERVE_DATA0_AFTER_CONFIGURATION.....                                    | 708 |
| RESERVE_DATA15_THROUGH_DATA8_AFTER_CONFIGURATION.....                     | 709 |
| RESERVE_DATA31_THROUGH_DATA16_AFTER_CONFIGURATION.....                    | 710 |
| RESERVE_DATA7_THROUGH_DATA1_AFTER_CONFIGURATION.....                      | 711 |
| RESERVE_FLEXIBLE_CLOCK_NETWORK.....                                       | 712 |
| RESERVE_PR_PINS.....                                                      | 713 |
| RESERVE_ROUTING_OUTPUT_FLEXIBILITY.....                                   | 714 |
| ROUTER_CLOCKING_TOPOLOGY_ANALYSIS.....                                    | 715 |
| ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION.....                         | 716 |
| ROUTER_REGISTER_DUPLICATION.....                                          | 717 |
| ROUTER_TIMING_OPTIMIZATION_LEVEL.....                                     | 718 |
| RZQ_GROUP.....                                                            | 719 |
| RZQ_PIN_GROUP_NAME.....                                                   | 720 |
| S10_FIX_XCVR_PORT_MAPPING.....                                            | 721 |
| SCHMITT_TRIGGER.....                                                      | 722 |
| SDM_DIRECT_TO_FACTORY_IMAGE.....                                          | 723 |
| SDM_PCIE_CALIB_START.....                                                 | 724 |
| SEED.....                                                                 | 725 |
| SEU_FIT_REPORT.....                                                       | 726 |
| SHIFT_REG_TO_RAM_INFERENCE_MIN_INPUT_REG_EXCLUDED.....                    | 727 |
| SHIFT_REG_TO_RAM_INFERENCE_MIN_OUTPUT_REG_EXCLUDED.....                   | 728 |
| SLEW_RATE.....                                                            | 729 |

|                                           |     |
|-------------------------------------------|-----|
| SLOW_SLEW_RATE.....                       | 730 |
| STRATIXV_CONFIGURATION_SCHEME.....        | 731 |
| SYNCHRONIZER_IDENTIFICATION.....          | 732 |
| SYNCHRONIZER_TOGGLE_RATE.....             | 734 |
| TERMINATION_CONTROL_BLOCK.....            | 735 |
| TREAT_BIDIR_AS_OUTPUT.....                | 736 |
| TRI_STATE_SPI_PINS.....                   | 737 |
| UNFORCE_MERGE_PLL.....                    | 738 |
| UNUSED_IO_BANK_VOLTAGE.....               | 739 |
| UNUSED_TSD_PINS_GND.....                  | 740 |
| USE_ADDITIONAL_QSPI_FLASH.....            | 741 |
| USE_ANTI_TAMPER.....                      | 742 |
| USE_AS_3V_GPIO.....                       | 743 |
| USE_CONF_DONE.....                        | 744 |
| USE_CVP_CONFDONE.....                     | 745 |
| USE_DATA_UNLOCK.....                      | 746 |
| USE_HPS_COLD_RESET.....                   | 747 |
| USE_HPS_WARM_RESET.....                   | 748 |
| USE_INIT_DONE.....                        | 749 |
| USE_NCATTRIP.....                         | 750 |
| USE_PWRMGT_ALERT.....                     | 751 |
| USE_PWRMGT_SCL.....                       | 752 |
| USE_PWRMGT_SDA.....                       | 753 |
| USE_SEU_ERROR.....                        | 754 |
| USE_TAMPER_DETECT.....                    | 755 |
| USE_UIB_CATTRIP.....                      | 756 |
| VCCIO_CURRENT_1PT8V.....                  | 757 |
| VCCIO_CURRENT_2PT5V.....                  | 758 |
| VCCIO_CURRENT_GTL.....                    | 759 |
| VCCIO_CURRENT_GTL_PLUS.....               | 760 |
| VCCIO_CURRENT_LVCMOS.....                 | 761 |
| VCCIO_CURRENT_LVTTL.....                  | 762 |
| VCCIO_CURRENT_PCI.....                    | 763 |
| VCCIO_CURRENT_SSTL2_CLASS1.....           | 764 |
| VCCIO_CURRENT_SSTL2_CLASS2.....           | 765 |
| VCCIO_CURRENT_SSTL3_CLASS1.....           | 766 |
| VCCIO_CURRENT_SSTL3_CLASS2.....           | 767 |
| VERIFIED_GRAY_CODED_BUS_DESTINATIONS..... | 768 |
| VID_OPERATION_MODE.....                   | 769 |
| VREF_MODE.....                            | 770 |
| WEAK_PULL_DOWN_RESISTOR.....              | 772 |
| WEAK_PULL_UP_DN_SEL.....                  | 773 |
| WEAK_PULL_UP_RESISTOR.....                | 774 |
| WIRELUT_REMOVAL_HOLD_GUARD_BAND.....      | 775 |
| WIRELUT_REMOVAL_SETUP_GUARD_BAND.....     | 776 |
| XCVR_A10_REFCLK_TERM_TRISTATE.....        | 777 |
| XCVR_A10_RX_ADP_CTLE_ACGAIN_4S.....       | 778 |
| XCVR_A10_RX_ADP_CTLE_EQZ_1S_SEL.....      | 780 |
| XCVR_A10_RX_ADP_DFE_FXTAP1.....           | 781 |
| XCVR_A10_RX_ADP_DFE_FXTAP10.....          | 785 |
| XCVR_A10_RX_ADP_DFE_FXTAP10_SGN.....      | 788 |



|                                                      |     |
|------------------------------------------------------|-----|
| XCVR_A10_RX_ADP_DFE_FXTAP11.....                     | 789 |
| XCVR_A10_RX_ADP_DFE_FXTAP11_SGN.....                 | 792 |
| XCVR_A10_RX_ADP_DFE_FXTAP2.....                      | 793 |
| XCVR_A10_RX_ADP_DFE_FXTAP2_SGN.....                  | 797 |
| XCVR_A10_RX_ADP_DFE_FXTAP3.....                      | 798 |
| XCVR_A10_RX_ADP_DFE_FXTAP3_SGN.....                  | 802 |
| XCVR_A10_RX_ADP_DFE_FXTAP4.....                      | 803 |
| XCVR_A10_RX_ADP_DFE_FXTAP4_SGN.....                  | 806 |
| XCVR_A10_RX_ADP_DFE_FXTAP5.....                      | 807 |
| XCVR_A10_RX_ADP_DFE_FXTAP5_SGN.....                  | 810 |
| XCVR_A10_RX_ADP_DFE_FXTAP6.....                      | 811 |
| XCVR_A10_RX_ADP_DFE_FXTAP6_SGN.....                  | 813 |
| XCVR_A10_RX_ADP_DFE_FXTAP7.....                      | 814 |
| XCVR_A10_RX_ADP_DFE_FXTAP7_SGN.....                  | 816 |
| XCVR_A10_RX_ADP_DFE_FXTAP8.....                      | 817 |
| XCVR_A10_RX_ADP_DFE_FXTAP8_SGN.....                  | 820 |
| XCVR_A10_RX_ADP_DFE_FXTAP9.....                      | 821 |
| XCVR_A10_RX_ADP_DFE_FXTAP9_SGN.....                  | 824 |
| XCVR_A10_RX_ADP_VGA_SEL.....                         | 825 |
| XCVR_A10_RX_EQ_BW_SEL.....                           | 826 |
| XCVR_A10_RX_EQ_DC_GAIN_TRIM.....                     | 827 |
| XCVR_A10_RX_LINK.....                                | 828 |
| XCVR_A10_RX_ONE_STAGE_ENABLE.....                    | 829 |
| XCVR_A10_RX_TERM_SEL.....                            | 830 |
| XCVR_A10_TX_COMPENSATION_EN.....                     | 831 |
| XCVR_A10_TX_LINK.....                                | 832 |
| XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP.....           | 833 |
| XCVR_A10_TX_PRE_EMP_SIGN_2ND_POST_TAP.....           | 834 |
| XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T.....             | 835 |
| XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_2T.....             | 836 |
| XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP..... | 837 |
| XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP..... | 838 |
| XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T.....   | 839 |
| XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T.....   | 840 |
| XCVR_A10_TX_SLEW_RATE_CTRL.....                      | 841 |
| XCVR_A10_TX_TERM_SEL.....                            | 842 |
| XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL.....               | 843 |
| XCVR_A10_TX_XTX_PATH_ANALOG_MODE.....                | 844 |
| XCVR_C10_REFCLK_TERM_TRISTATE.....                   | 846 |
| XCVR_C10_RX_ADP_CTL_E_ACGAIN_4S.....                 | 847 |
| XCVR_C10_RX_ADP_CTL_EQZ_1S_SEL.....                  | 849 |
| XCVR_C10_RX_ADP_DFE_FXTAP1.....                      | 850 |
| XCVR_C10_RX_ADP_DFE_FXTAP10.....                     | 854 |
| XCVR_C10_RX_ADP_DFE_FXTAP10_SGN.....                 | 857 |
| XCVR_C10_RX_ADP_DFE_FXTAP11.....                     | 858 |
| XCVR_C10_RX_ADP_DFE_FXTAP11_SGN.....                 | 861 |
| XCVR_C10_RX_ADP_DFE_FXTAP2.....                      | 862 |
| XCVR_C10_RX_ADP_DFE_FXTAP2_SGN.....                  | 866 |
| XCVR_C10_RX_ADP_DFE_FXTAP3.....                      | 867 |
| XCVR_C10_RX_ADP_DFE_FXTAP3_SGN.....                  | 871 |
| XCVR_C10_RX_ADP_DFE_FXTAP4.....                      | 872 |

|                                                      |     |
|------------------------------------------------------|-----|
| XCVR_C10_RX_ADP_DFE_FXTAP4_SGN.....                  | 875 |
| XCVR_C10_RX_ADP_DFE_FXTAP5.....                      | 876 |
| XCVR_C10_RX_ADP_DFE_FXTAP5_SGN.....                  | 879 |
| XCVR_C10_RX_ADP_DFE_FXTAP6.....                      | 880 |
| XCVR_C10_RX_ADP_DFE_FXTAP6_SGN.....                  | 882 |
| XCVR_C10_RX_ADP_DFE_FXTAP7.....                      | 883 |
| XCVR_C10_RX_ADP_DFE_FXTAP7_SGN.....                  | 885 |
| XCVR_C10_RX_ADP_DFE_FXTAP8.....                      | 886 |
| XCVR_C10_RX_ADP_DFE_FXTAP8_SGN.....                  | 889 |
| XCVR_C10_RX_ADP_DFE_FXTAP9.....                      | 890 |
| XCVR_C10_RX_ADP_DFE_FXTAP9_SGN.....                  | 893 |
| XCVR_C10_RX_ADP_VGA_SEL.....                         | 894 |
| XCVR_C10_RX_EQ_BW_SEL.....                           | 895 |
| XCVR_C10_RX_EQ_DC_GAIN_TRIM.....                     | 896 |
| XCVR_C10_RX_LINK.....                                | 897 |
| XCVR_C10_RX_ONE_STAGE_ENABLE.....                    | 898 |
| XCVR_C10_RX_TERM_SEL.....                            | 899 |
| XCVR_C10_TX_COMPENSATION_EN.....                     | 900 |
| XCVR_C10_TX_LINK.....                                | 901 |
| XCVR_C10_TX_PRE_EMP_SIGN_1ST_POST_TAP.....           | 902 |
| XCVR_C10_TX_PRE_EMP_SIGN_2ND_POST_TAP.....           | 903 |
| XCVR_C10_TX_PRE_EMP_SIGN_PRE_TAP_1T.....             | 904 |
| XCVR_C10_TX_PRE_EMP_SIGN_PRE_TAP_2T.....             | 905 |
| XCVR_C10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP..... | 906 |
| XCVR_C10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP..... | 907 |
| XCVR_C10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T.....   | 908 |
| XCVR_C10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T.....   | 909 |
| XCVR_C10_TX_SLEW_RATE_CTRL.....                      | 910 |
| XCVR_C10_TX_TERM_SEL.....                            | 911 |
| XCVR_C10_TX_VOD_OUTPUT_SWING_CTRL.....               | 912 |
| XCVR_C10_TX_XTX_PATH_ANALOG_MODE.....                | 913 |
| XCVR_RECONFIG_GROUP.....                             | 915 |
| XCVR_S10_REFCLK_TERM_TRISTATE.....                   | 916 |
| XCVR_USE_HQ_REFCLK.....                              | 917 |
| XCVR_USE_SKEW_BALANCED.....                          | 918 |
| XCVR_VCCR_VCCT_VOLTAGE.....                          | 919 |
| Logic Generation Assignments .....                   | 920 |
| DR_COMBINATION.....                                  | 920 |
| DR_GROUP.....                                        | 921 |
| DR_GROUP_RECONFIG_ID.....                            | 922 |
| DR_GROUP_STARTUP_COMBINATION.....                    | 923 |
| DR_IP_INSTANCE.....                                  | 924 |
| DR_IP_INSTANCE_RELATIVE_LOCATION.....                | 925 |
| DR_SHARED_CLOCK.....                                 | 926 |
| DS_GROUP_IP_INSTANCE.....                            | 927 |
| DS_GROUP_RELATIVE_LOCATION_OF_IP_INSTANCE.....       | 928 |
| DS_LOOPBACK_MODE.....                                | 929 |
| DS_SHARED_CLOCK.....                                 | 930 |
| IP_BB_LOCATION.....                                  | 931 |
| IP_BB_RELATIVE_LOCATION.....                         | 932 |
| IP_COLOCATE.....                                     | 933 |

|                                               |     |
|-----------------------------------------------|-----|
| IP_RECONFIG_GROUP_MASTER_CLOCK_CHANNEL.....   | 934 |
| IP_RECONFIG_GROUP_PARENT.....                 | 935 |
| IP_RECONFIG_GROUP_SHARED_SIP.....             | 936 |
| IP_RECONFIG_GROUP_STARTUP_INSTANCE.....       | 937 |
| IP_RECONFIG_ID.....                           | 938 |
| IP_RECONFIG_USED_AS_REFERENCE.....            | 939 |
| IP_TILE_ASSIGNMENT.....                       | 940 |
| IP_TILE_SETTING.....                          | 941 |
| QHIP_IP_PROPERTY.....                         | 942 |
| Logic Lock Region Assignments .....           | 943 |
| ATTRACTION_GROUP.....                         | 943 |
| CORE_ONLY_PLACE_REGION.....                   | 944 |
| EMPTY_PLACE_REGION.....                       | 945 |
| FLOATING_REGION.....                          | 946 |
| PLACE_REGION.....                             | 947 |
| REGION_NAME.....                              | 948 |
| RESERVE_PLACE_REGION.....                     | 949 |
| ROUTE_REGION.....                             | 950 |
| Netlist Viewer Assignments .....              | 951 |
| RTLVL_GROUP_COMB_LOGIC_IN_CLOUD.....          | 951 |
| RTLVL_GROUP_COMB_LOGIC_IN_CLOUD_TMV.....      | 952 |
| RTLVL_GROUP_RELATED_NODES.....                | 953 |
| RTLVL_GROUP_RELATED_NODES_TMV.....            | 954 |
| RTLVL_REMOVE_FANOUT_FREE_REGISTERS.....       | 955 |
| RTLVL_SIMPLIFIED_LOGIC.....                   | 956 |
| Pin & Location Assignments .....              | 957 |
| FAST_INPUT_REGISTER.....                      | 957 |
| FAST_OUTPUT_ENABLE_REGISTER.....              | 958 |
| FAST_OUTPUT_REGISTER.....                     | 959 |
| IP_DEBUG_VISIBLE.....                         | 960 |
| LOCATION.....                                 | 961 |
| PIN_CONNECT_FROM_NODE.....                    | 962 |
| RESERVE_PIN.....                              | 963 |
| SUBCLIQUE_OF.....                             | 964 |
| VIRTUAL_PIN.....                              | 965 |
| Power Estimation Assignments .....            | 966 |
| EARLY_POWER_ESTIMATOR_EXPORT_FILE.....        | 966 |
| ENABLE_SMART_VOLTAGE_ID.....                  | 967 |
| POWER_ADDITIONAL_MARGIN_PERCENTAGE.....       | 968 |
| POWER_AND_THERMAL_CALCULATOR_EXPORT_FILE..... | 969 |
| POWER_APPLY_THERMAL_MARGIN.....               | 970 |
| POWER_AUTO_COMPUTE_TJ.....                    | 971 |
| POWER_BOARD_TEMPERATURE.....                  | 972 |
| POWER_BOARD_THERMAL_MODEL.....                | 973 |
| POWER_COOLING_FOR_MAX_TJ.....                 | 974 |
| POWER_DEFAULT_INPUT_IO_TOGGLE_RATE.....       | 975 |
| POWER_DEFAULT_TOGGLE_RATE.....                | 976 |
| POWER_GLITCH_FACTOR.....                      | 977 |
| POWER_HPS_DYNAMIC_POWER_DUAL.....             | 978 |
| POWER_HPS_DYNAMIC_POWER_SINGLE.....           | 979 |
| POWER_HPS_ENABLE.....                         | 980 |

|                                           |      |
|-------------------------------------------|------|
| POWER_HPS_JUNCTION_TEMPERATURE.....       | 981  |
| POWER_HPS_PROC_FREQ.....                  | 982  |
| POWER_HPS_STATIC_POWER.....               | 983  |
| POWER_HPS_TOTAL_POWER.....                | 984  |
| POWER_HSSI.....                           | 985  |
| POWER_HSSI_LEFT.....                      | 986  |
| POWER_HSSI_RIGHT.....                     | 987  |
| POWER_HSSI_VCCHIP_LEFT.....               | 988  |
| POWER_HSSI_VCCHIP_RIGHT.....              | 989  |
| POWER_INPUT_FILE_NAME.....                | 990  |
| POWER_INPUT_FILE_TYPE.....                | 991  |
| POWER_MAX_TJ_VALUE.....                   | 992  |
| POWER_OCS_VALUE.....                      | 993  |
| POWER_OJB_VALUE.....                      | 994  |
| POWER_OJC_VALUE.....                      | 995  |
| POWER_OSA_VALUE.....                      | 996  |
| POWER_OUTPUT_SAF_NAME.....                | 997  |
| POWER_PRESET_COOLING_SOLUTION.....        | 998  |
| POWER_PSI_CA_VALUE.....                   | 999  |
| POWER_READ_INPUT_FILE.....                | 1000 |
| POWER_REPORT_POWER DISSIPATION.....       | 1001 |
| POWER_REPORT_SIGNAL_ACTIVITY.....         | 1002 |
| POWER_STATIC_PROBABILITY.....             | 1003 |
| POWER_TEMPERATURE_MEASUREMENT_METHOD..... | 1004 |
| POWER_THERMAL_SOLVER_MODE.....            | 1005 |
| POWER_TJ_VALUE.....                       | 1006 |
| POWER_TOGGLE_RATE.....                    | 1007 |
| POWER_TOGGLE_RATE_PERCENTAGE.....         | 1008 |
| POWER_USER_LIFE_VALUE.....                | 1009 |
| POWER_USE_CUSTOM_COOLING_SOLUTION.....    | 1010 |
| POWER_USE_DEVICE_CHARACTERISTICS.....     | 1011 |
| POWER_USE_INPUT_FILES.....                | 1012 |
| POWER_USE_PVA.....                        | 1013 |
| POWER_USE_TA_VALUE.....                   | 1014 |
| POWER_VCCAUX_USER_OPTION.....             | 1015 |
| POWER_VCCA_GXBL_USER_OPTION.....          | 1016 |
| POWER_VCCA_GXBR_USER_OPTION.....          | 1017 |
| POWER_VCCA_GXB_USER_OPTION.....           | 1018 |
| POWER_VCCA_L_USER_OPTION.....             | 1019 |
| POWER_VCCA_R_USER_OPTION.....             | 1020 |
| POWER_VCCCB_USER_OPTION.....              | 1021 |
| POWER_VCCH_GXBL_USER_OPTION.....          | 1022 |
| POWER_VCCH_GXBR_USER_OPTION.....          | 1023 |
| POWER_VCCH_GXB_USER_OPTION.....           | 1024 |
| POWER_VCCIO_USER_OPTION.....              | 1025 |
| POWER_VCCL_GXB_USER_OPTION.....           | 1026 |
| POWER_VCCPD_USER_OPTION.....              | 1027 |
| POWER_VCCR_GXBL_USER_OPTION.....          | 1028 |
| POWER_VCCR_GXBR_USER_OPTION.....          | 1029 |
| POWER_VCCR_GXB_USER_OPTION.....           | 1030 |
| POWER_VCCT_GXBL_USER_OPTION.....          | 1031 |

|                                  |      |
|----------------------------------|------|
| POWER_VCCT_GXBR_USER_OPTION..... | 1032 |
| POWER_VCCT_GXB_USER_OPTION.....  | 1033 |
| POWER_VCD_FILE_END_TIME.....     | 1034 |
| POWER_VCD_FILE_START_TIME.....   | 1035 |
| POWER_VCD_FILTER_GLITCHES.....   | 1036 |
| VCCAUX_SHARED_USER_VOLTAGE.....  | 1037 |
| VCCAUX_USER_VOLTAGE.....         | 1038 |
| VCCA_FPLL_USER_VOLTAGE.....      | 1039 |
| VCCA_GTBR_USER_VOLTAGE.....      | 1040 |
| VCCA_GTB_USER_VOLTAGE.....       | 1041 |
| VCCA_GXBL_USER_VOLTAGE.....      | 1042 |
| VCCA_GXBR_USER_VOLTAGE.....      | 1043 |
| VCCA_GXB_USER_VOLTAGE.....       | 1044 |
| VCCA_L_USER_VOLTAGE.....         | 1045 |
| VCCA_PLL_USER_VOLTAGE.....       | 1046 |
| VCCA_R_USER_VOLTAGE.....         | 1047 |
| VCCA_USER_VOLTAGE.....           | 1048 |
| VCCBAT_USER_VOLTAGE.....         | 1049 |
| VCCCB_USER_VOLTAGE.....          | 1050 |
| VCCD_FPLL_USER_VOLTAGE.....      | 1051 |
| VCCD_PLL_USER_VOLTAGE.....       | 1052 |
| VCCD_USER_VOLTAGE.....           | 1053 |
| VCCEH_GXBL_USER_VOLTAGE.....     | 1054 |
| VCCEH_GXBR_USER_VOLTAGE.....     | 1055 |
| VCCEH_GXB_USER_VOLTAGE.....      | 1056 |
| VCCERAM_USER_VOLTAGE.....        | 1057 |
| VCCE_GXBL_USER_VOLTAGE.....      | 1058 |
| VCCE_GXBR_USER_VOLTAGE.....      | 1059 |
| VCCE_GXB_USER_VOLTAGE.....       | 1060 |
| VCCE_USER_VOLTAGE.....           | 1061 |
| VCCHIP_L_USER_VOLTAGE.....       | 1062 |
| VCCHIP_R_USER_VOLTAGE.....       | 1063 |
| VCCHIP_USER_VOLTAGE.....         | 1064 |
| VCCHSSI_L_USER_VOLTAGE.....      | 1065 |
| VCCHSSI_R_USER_VOLTAGE.....      | 1066 |
| VCCH_GTBR_USER_VOLTAGE.....      | 1067 |
| VCCH_GTB_USER_VOLTAGE.....       | 1068 |
| VCCH_GXBL_USER_VOLTAGE.....      | 1069 |
| VCCH_GXBR_USER_VOLTAGE.....      | 1070 |
| VCCH_GXB_USER_VOLTAGE.....       | 1071 |
| VCCH_L_USER_VOLTAGE.....         | 1072 |
| VCCH_R_USER_VOLTAGE.....         | 1073 |
| VCCINT_USER_VOLTAGE.....         | 1074 |
| VCCIOREF_HPS_USER_VOLTAGE.....   | 1075 |
| VCCIO_HPS_USER_VOLTAGE.....      | 1076 |
| VCCIO_USER_VOLTAGE.....          | 1077 |
| VCCL_GTBL_USER_VOLTAGE.....      | 1078 |
| VCCL_GTBR_USER_VOLTAGE.....      | 1079 |
| VCCL_GTB_USER_VOLTAGE.....       | 1080 |
| VCCL_GXBL_USER_VOLTAGE.....      | 1081 |
| VCCL_GXBR_USER_VOLTAGE.....      | 1082 |

|                                             |      |
|---------------------------------------------|------|
| VCCL_GXB_USER_VOLTAGE.....                  | 1083 |
| VCCL_HPS_USER_VOLTAGE.....                  | 1084 |
| VCCL_USER_VOLTAGE.....                      | 1085 |
| VCCPD_USER_VOLTAGE.....                     | 1086 |
| VCCPGM_USER_VOLTAGE.....                    | 1087 |
| VCCPLL_HPS_USER_VOLTAGE.....                | 1088 |
| VCCPT_USER_VOLTAGE.....                     | 1089 |
| VCCP_USER_VOLTAGE.....                      | 1090 |
| VCCRSTCLK_HPS_USER_VOLTAGE.....             | 1091 |
| VCCR_GTBL_USER_VOLTAGE.....                 | 1092 |
| VCCR_GTBR_USER_VOLTAGE.....                 | 1093 |
| VCCR_GTB_USER_VOLTAGE.....                  | 1094 |
| VCCR_GXBL_USER_VOLTAGE.....                 | 1095 |
| VCCR_GXBR_USER_VOLTAGE.....                 | 1096 |
| VCCR_GXB_USER_VOLTAGE.....                  | 1097 |
| VCCR_L_USER_VOLTAGE.....                    | 1098 |
| VCCR_R_USER_VOLTAGE.....                    | 1099 |
| VCCR_USER_VOLTAGE.....                      | 1100 |
| VCCT_GTBL_USER_VOLTAGE.....                 | 1101 |
| VCCT_GTBR_USER_VOLTAGE.....                 | 1102 |
| VCCT_GTB_USER_VOLTAGE.....                  | 1103 |
| VCCT_GXBL_USER_VOLTAGE.....                 | 1104 |
| VCCT_GXBR_USER_VOLTAGE.....                 | 1105 |
| VCCT_GXB_USER_VOLTAGE.....                  | 1106 |
| VCCT_L_USER_VOLTAGE.....                    | 1107 |
| VCCT_R_USER_VOLTAGE.....                    | 1108 |
| VCCT_USER_VOLTAGE.....                      | 1109 |
| VCC_HPS_USER_VOLTAGE.....                   | 1110 |
| VCC_USER_VOLTAGE.....                       | 1111 |
| Programmer Assignments .....                | 1112 |
| GENERATE_CONFIG_HEXOUT_FILE.....            | 1112 |
| GENERATE_CONFIG_ISC_FILE.....               | 1113 |
| GENERATE_CONFIG_JAM_FILE.....               | 1114 |
| GENERATE_CONFIG_JBC_FILE.....               | 1115 |
| GENERATE_CONFIG_JBC_FILE_COMPRESSED.....    | 1116 |
| GENERATE_CONFIG_SVF_FILE.....               | 1117 |
| GENERATE_JAM_FILE.....                      | 1118 |
| GENERATE_JBC_FILE.....                      | 1119 |
| GENERATE_JBC_FILE_COMPRESSED.....           | 1120 |
| GENERATE_SVF_FILE.....                      | 1121 |
| HPS_EARLY_IO_RELEASE.....                   | 1122 |
| MERGE_HEX_FILE.....                         | 1123 |
| Project-Wide Assignments .....              | 1124 |
| ACR_CONFIGURATION_FILE.....                 | 1124 |
| AHDL_FILE.....                              | 1125 |
| AHDL_TEXT_DESIGN_OUTPUT_FILE.....           | 1126 |
| ALLOW_DSP_RETIMING.....                     | 1127 |
| ALLOW_RAM_RETIMING.....                     | 1128 |
| ASM_FILE.....                               | 1129 |
| AUTO_EXPORT_VER_COMPATIBLE_DB.....          | 1130 |
| BASE_REVISION_PROJECT_OUTPUT_DIRECTORY..... | 1131 |

|                                                  |      |
|--------------------------------------------------|------|
| BDF_FILE.....                                    | 1132 |
| BINARY_FILE.....                                 | 1133 |
| BOARD_FILE.....                                  | 1134 |
| BSF_FILE.....                                    | 1135 |
| CDC_MISC_FILE.....                               | 1136 |
| CDC_SYSTEMVERILOG_FILE.....                      | 1137 |
| CDC_VERILOG_FILE.....                            | 1138 |
| CDF_FILE.....                                    | 1139 |
| COMMAND_MACRO_FILE.....                          | 1140 |
| COMMON_IP_FILES_DIRECTORY.....                   | 1141 |
| CPP_FILE.....                                    | 1142 |
| CPP_INCLUDE_FILE.....                            | 1143 |
| CUSP_FILE.....                                   | 1144 |
| C_FILE.....                                      | 1145 |
| DEPENDENCY_FILE.....                             | 1146 |
| DESIGN_ASSISTANT_INCLUDE_IP_BLOCKS.....          | 1147 |
| DESIGN_ASSISTANT_MAX_VIOLATIONS_PER_RULE.....    | 1148 |
| DESIGN_ASSISTANT_WAIVER_FILE.....                | 1149 |
| DRC_RAM_INFERENCE_HIGH_FANOUT_NET_THRESHOLD..... | 1150 |
| DSPBUILDER_FILE.....                             | 1151 |
| EDIF_FILE.....                                   | 1152 |
| ELF_FILE.....                                    | 1153 |
| ENABLE_COMMON_IP_FILES_DIRECTORY.....            | 1154 |
| ENABLE_COMPACT_REPORT_TABLE.....                 | 1155 |
| ENABLE_FIT_RPT_RESOURCE_BY_ENTITY.....           | 1156 |
| ENABLE_GENERATION_OUTPUT_DIRECTORY.....          | 1157 |
| ENABLE_NOC_OBFUSCATION.....                      | 1158 |
| ENABLE_REDUCED_MEMORY_MODE.....                  | 1159 |
| EQUATION_FILE.....                               | 1160 |
| ERROR_ON_INVALID_ENTITY_NAME.....                | 1161 |
| EXPORT_PARTITION_SNAPSHOT_FINAL.....             | 1162 |
| EXPORT_PARTITION_SNAPSHOT_SYNTHESIZED.....       | 1163 |
| FLOW_DISABLE_ASSEMBLER.....                      | 1164 |
| FLOW_ENABLE_DESIGN_ASSISTANT.....                | 1165 |
| FLOW_ENABLE_EARLY_TIMING_ANALYSIS.....           | 1166 |
| FLOW_ENABLE_EDA_NETLIST_WRITER.....              | 1167 |
| FLOW_ENABLE_INTERACTIVE_TIMING_ANALYZER.....     | 1168 |
| FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS.....          | 1169 |
| FLOW_ENABLE_PARALLEL_MODULES.....                | 1170 |
| FLOW_ENABLE_POWER_ANALYZER.....                  | 1171 |
| FLOW_ENABLE_RTL_VIEWER.....                      | 1172 |
| GDF_FILE.....                                    | 1173 |
| GENERATION_OUTPUT_DIRECTORY.....                 | 1174 |
| HEX_FILE.....                                    | 1175 |
| HEX_OUTPUT_FILE.....                             | 1176 |
| HPS_ISW_DATA.....                                | 1177 |
| HPS_ISW_EMIF.....                                | 1178 |
| HPS_ISW_FILE.....                                | 1179 |
| HPS_ISW_HBM.....                                 | 1180 |
| HTML_FILE.....                                   | 1181 |
| HTML_REPORT_FILE.....                            | 1182 |

|                                      |      |
|--------------------------------------|------|
| INCLUDE_FILE.....                    | 1183 |
| INVALID_DESIGN_SOURCE.....           | 1184 |
| IPX_FILE.....                        | 1185 |
| IP_COMPONENT_AUTHOR.....             | 1186 |
| IP_COMPONENT_DESCRIPTION.....        | 1187 |
| IP_COMPONENT_DISPLAY_NAME.....       | 1188 |
| IP_COMPONENT_DOCUMENTATION_LINK..... | 1189 |
| IP_COMPONENT_GROUP.....              | 1190 |
| IP_COMPONENT_INTERNAL.....           | 1191 |
| IP_COMPONENT_NAME.....               | 1192 |
| IP_COMPONENT_PARAMETER.....          | 1193 |
| IP_COMPONENT_REPORT_HIERARCHY.....   | 1194 |
| IP_COMPONENT_VERSION.....            | 1195 |
| IP_FILE.....                         | 1196 |
| IP_GENERATED_DEVICE_FAMILY.....      | 1197 |
| IP_QSYS_MODE.....                    | 1198 |
| IP_TARGETED_DEVICE_FAMILY.....       | 1199 |
| IP_TARGETED_PART_TRAIT.....          | 1200 |
| IP_TOOL_ENV.....                     | 1201 |
| IP_TOOL_HIERARCHY_LEVELS.....        | 1202 |
| IP_TOOL_NAME.....                    | 1203 |
| IP_TOOL_VENDOR_NAME.....             | 1204 |
| IP_TOOL_VERSION.....                 | 1205 |
| IP_TOOL_VERSION_CREATED.....         | 1206 |
| IP_TOP_LEVEL_COMPONENT_NAME.....     | 1207 |
| IP_TOP_LEVEL_ENTITY_NAME.....        | 1208 |
| JAM_FILE.....                        | 1209 |
| JBC_FILE.....                        | 1210 |
| LICENSE_FILE.....                    | 1211 |
| LMF_FILE.....                        | 1212 |
| LOGIC_ANALYZER_INTERFACE_FILE.....   | 1213 |
| MAP_FILE.....                        | 1214 |
| MAX_IGNORED_ASGN_MSG.....            | 1215 |
| MESSAGE_DISABLE.....                 | 1216 |
| MESSAGE_ENABLE.....                  | 1217 |
| MIF_FILE.....                        | 1218 |
| MISC_FILE.....                       | 1219 |
| NOC_CONSTRAINTS_FILE.....            | 1220 |
| NOC_OBFUSCATION_CONFIGURATION.....   | 1221 |
| NUM_PARALLEL_PROCESSORS.....         | 1222 |
| OBJECT_FILE.....                     | 1223 |
| OCP_FILE.....                        | 1224 |
| PARTIAL_SRAM_OBJECT_FILE.....        | 1225 |
| PIN_FILE.....                        | 1226 |
| POWER_INPUT_FILE.....                | 1227 |
| PPF_FILE.....                        | 1228 |
| PROGRAMMER_OBJECT_FILE.....          | 1229 |
| PROJECT_OUTPUT_DIRECTORY.....        | 1230 |
| PROJECT_USE_SIMPLIFIED_NAMES.....    | 1231 |
| PROMOTE_WARNING_TO_ERROR.....        | 1232 |
| QARLOG_FILE.....                     | 1233 |



|                                                         |      |
|---------------------------------------------------------|------|
| QAR_FILE.....                                           | 1234 |
| QIP_FILE.....                                           | 1235 |
| QPRS_FILE.....                                          | 1236 |
| QSYS_FILE.....                                          | 1237 |
| QUARTUS_PTF_FILE.....                                   | 1238 |
| QUARTUS_SBD_FILE.....                                   | 1239 |
| QUARTUS_STANDARD_DELAY_FILE.....                        | 1240 |
| RAM_RANDOM_SEED.....                                    | 1241 |
| RAW_BINARY_FILE.....                                    | 1242 |
| READ_OR_WRITE_IN_BYTE_ADDRESS.....                      | 1243 |
| REVISION_TYPE.....                                      | 1244 |
| RTL_SDC_FILE.....                                       | 1245 |
| RUN_FULL_COMPILE_ON_DEVICE_CHANGE.....                  | 1246 |
| SBI_FILE.....                                           | 1247 |
| SDC_ENTITY_FILE.....                                    | 1248 |
| SDC_ENTITY_HELPER_FILE.....                             | 1249 |
| SDC_FILE.....                                           | 1250 |
| SDF_OUTPUT_FILE.....                                    | 1251 |
| SERIAL_BITSTREAM_FILE.....                              | 1252 |
| SIGNALTAP_FILE.....                                     | 1253 |
| SIP_FILE.....                                           | 1254 |
| SLD_FILE.....                                           | 1255 |
| SMF_FILE.....                                           | 1256 |
| SOFTWARE_LIBRARY_FILE.....                              | 1257 |
| SOPCINFO_FILE.....                                      | 1258 |
| SOPC_FILE.....                                          | 1259 |
| SOURCE_TCL_SCRIPT_FILE.....                             | 1260 |
| SPD_FILE.....                                           | 1261 |
| SPYGLASS_MISC_FILE.....                                 | 1262 |
| SPYGLASS_SYSTEMVERILOG_FILE.....                        | 1263 |
| SPYGLASS_VERILOG_FILE.....                              | 1264 |
| SRAM_OBJECT_FILE.....                                   | 1265 |
| SRECORDS_FILE.....                                      | 1266 |
| SVF_FILE.....                                           | 1267 |
| SYM_FILE.....                                           | 1268 |
| SYNTHESIS_ONLY_QIP.....                                 | 1269 |
| SYSTEMVERILOG_FILE.....                                 | 1270 |
| TCL_ENTITY_FILE.....                                    | 1271 |
| TCL_SCRIPT_FILE.....                                    | 1272 |
| TEMPLATE_FILE.....                                      | 1273 |
| TEXT_FILE.....                                          | 1274 |
| TEXT_FORMAT_REPORT_FILE.....                            | 1275 |
| TIMING_ANALYSIS_OUTPUT_FILE.....                        | 1276 |
| USE_CHECKERED_PATTERN_AS_UNINITIALIZED_RAM_CONTENT..... | 1277 |
| VCD_FILE.....                                           | 1278 |
| VECTOR_TABLE_OUTPUT_FILE.....                           | 1279 |
| VECTOR_TEXT_FILE.....                                   | 1280 |
| VECTOR_WAVEFORM_FILE.....                               | 1281 |
| VERILOG_FILE.....                                       | 1282 |
| VERILOG_INCLUDE_FILE.....                               | 1283 |
| VERILOG_OUTPUT_FILE.....                                | 1284 |

|                                                           |      |
|-----------------------------------------------------------|------|
| VERILOG_TEST_BENCH_FILE.....                              | 1285 |
| VER_COMPATIBLE_DB_DIR.....                                | 1286 |
| VHDL_FILE.....                                            | 1287 |
| VHDL_OUTPUT_FILE.....                                     | 1288 |
| VHDL_TEST_BENCH_FILE.....                                 | 1289 |
| VQM_FILE.....                                             | 1290 |
| ZIP_VECTOR_WAVEFORM_FILE.....                             | 1291 |
| Retimer Assignments .....                                 | 1292 |
| HYPER_RETIMER_ADD_PIPELINING.....                         | 1292 |
| HYPER_RETIMER_ADD_PIPELINING_GROUP.....                   | 1293 |
| HYPER_RETIMER_ENABLE_ADD_PIPELINING.....                  | 1294 |
| HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX.....        | 1295 |
| HYPER_RETIMER_FAST_FORWARD_ASYNC_CLEAR.....               | 1296 |
| HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS.....                | 1297 |
| HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS.....                | 1298 |
| HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION..... | 1299 |
| Retimer Fast Forward Assignments .....                    | 1300 |
| CRITICAL_CHAIN_VIEWER.....                                | 1300 |
| FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD.....               | 1301 |
| HYPER_RETIMER_FAST_FORWARD_CUT_ALL_CLOCK_TRANSFERS.....   | 1302 |
| HYPER_RETIMER_FAST_FORWARD_ON_HIERARCHY.....              | 1303 |
| Signal Probe Assignments .....                            | 1304 |
| CONNECT_SIGNALPROBE_PIN.....                              | 1304 |
| CREATE_SIGNALPROBE_PIN.....                               | 1305 |
| Signal Tap Assignments .....                              | 1306 |
| CREATE_PARTITION_BOUNDARY_PORTS.....                      | 1306 |
| ENABLE_LOGIC_ANALYZER_INTERFACE.....                      | 1307 |
| ENABLE_SIGNALTAP.....                                     | 1308 |
| PRESERVE_FOR_DEBUG.....                                   | 1309 |
| PRESERVE_FOR_DEBUG_ENABLE.....                            | 1310 |
| STP_FILE.....                                             | 1311 |
| USE_LOGIC_ANALYZER_INTERFACE_FILE.....                    | 1312 |
| USE_SIGNALTAP_FILE.....                                   | 1313 |
| Simulator Assignments .....                               | 1314 |
| ACTION.....                                               | 1314 |
| ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS.....      | 1315 |
| ADD_TO_SIMULATION_OUTPUT_WAVEFORMS.....                   | 1316 |
| ALIAS.....                                                | 1317 |
| AUTO_USE_SIMULATION_PDB_NETLIST.....                      | 1318 |
| BREAKPOINT_STATE.....                                     | 1319 |
| CHECK_OUTPUTS.....                                        | 1320 |
| END_TIME.....                                             | 1321 |
| EXTERNAL_PIN_CONNECTION.....                              | 1322 |
| GLITCH_DETECTION.....                                     | 1323 |
| GLITCH_INTERVAL.....                                      | 1324 |
| IMMEDIATE_ASSERTION_FAIL_ACTION.....                      | 1325 |
| IMMEDIATE_ASSERTION_FAIL_MESSAGE.....                     | 1326 |
| IMMEDIATE_ASSERTION_PASS_MESSAGE.....                     | 1327 |
| IMMEDIATE_ASSERTION_STATE.....                            | 1328 |
| IMMEDIATE_ASSERTION_TEST_CONDITION.....                   | 1329 |
| INCREMENTAL_VECTOR_INPUT_SOURCE.....                      | 1330 |

|                                                               |      |
|---------------------------------------------------------------|------|
| PASSIVE_RESISTOR.....                                         | 1331 |
| SETUP_HOLD_DETECTION.....                                     | 1332 |
| SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED..... | 1333 |
| SETUP_HOLD_TIME_VIOLATION_DETECTION.....                      | 1334 |
| SIMULATION_BUS_CHANNEL_GROUPING.....                          | 1335 |
| SIMULATION_COMPARE_SIGNAL.....                                | 1336 |
| SIMULATION_COMPLETE_COVERAGE_REPORT_PANEL.....                | 1337 |
| SIMULATION_COVERAGE.....                                      | 1338 |
| SIMULATION_DEFAULT_VECTOR_COMPARE_TOLERANCE.....              | 1339 |
| SIMULATION_MISSING_0_VALUE_COVERAGE_REPORT_PANEL.....         | 1340 |
| SIMULATION_MISSING_1_VALUE_COVERAGE_REPORT_PANEL.....         | 1341 |
| SIMULATION_MODE.....                                          | 1342 |
| SIMULATION_NETLIST_VIEWER.....                                | 1343 |
| SIMULATION_SIGNAL_COMPARE_TOLERANCE.....                      | 1344 |
| SIMULATION_VDB_RESULT_FLUSH.....                              | 1345 |
| SIMULATION_VECTOR_COMPARE_BEGIN_TIME.....                     | 1346 |
| SIMULATION_VECTOR_COMPARE_END_TIME.....                       | 1347 |
| SIMULATION_VECTOR_COMPARE_RULE_FOR_0.....                     | 1348 |
| SIMULATION_VECTOR_COMPARE_RULE_FOR_1.....                     | 1349 |
| SIMULATION_VECTOR_COMPARE_RULE_FOR_DC.....                    | 1350 |
| SIMULATION_VECTOR_COMPARE_RULE_FOR_H.....                     | 1351 |
| SIMULATION_VECTOR_COMPARE_RULE_FOR_L.....                     | 1352 |
| SIMULATION_VECTOR_COMPARE_RULE_FOR_U.....                     | 1353 |
| SIMULATION_VECTOR_COMPARE_RULE_FOR_W.....                     | 1354 |
| SIMULATION_VECTOR_COMPARE_RULE_FOR_X.....                     | 1355 |
| SIMULATION_VECTOR_COMPARE_RULE_FOR_Z.....                     | 1356 |
| SIM_BEHAVIOR_SIMULATION.....                                  | 1357 |
| SIM_COMPILE_HDL_FILES.....                                    | 1358 |
| SIM_HDL_TOP_MODULE_NAME.....                                  | 1359 |
| SIM_OVERWRITE_WAVEFORM_INPUTS.....                            | 1360 |
| SIM_TAP_REGISTER_D_Q_PORTS.....                               | 1361 |
| SIM_VECTOR_COMPARED_CLOCK_DUTY_CYCLE.....                     | 1362 |
| SIM_VECTOR_COMPARED_CLOCK_OFFSET.....                         | 1363 |
| SIM_VECTOR_COMPARED_CLOCK_PERIOD.....                         | 1364 |
| START_TIME.....                                               | 1365 |
| TRIGGER_EQUATION.....                                         | 1366 |
| TRIGGER_VECTOR_COMPARE_ON_SIGNAL.....                         | 1367 |
| USER_MESSAGE.....                                             | 1368 |
| VECTOR_COMPARE_TRIGGER_MODE.....                              | 1369 |
| VECTOR_INPUT_SOURCE.....                                      | 1370 |
| VECTOR_OUTPUT_DESTINATION.....                                | 1371 |
| VECTOR_OUTPUT_FORMAT.....                                     | 1372 |
| X_ON_VIOLATION_OPTION.....                                    | 1373 |



# Quartus® Prime Pro Edition Settings File Reference Manual

---

## Advanced I/O Timing Assignments

### BOARD\_MODEL\_EBD\_FAR\_END

Specifies the far-end node to be used in the Electronic Board Description (EBD) path description.

#### Type

String

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Notes

The value of this assignment is case sensitive.

#### Syntax

```
set_instance_assignment -name BOARD_MODEL_EBD_FAR_END -to <to> -entity <entity name> <value>
```

## BOARD\_MODEL\_EBD\_FILE\_NAME

Specifies the Electronic Board Description (EBD) file that contains the path description for an I/O pin.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports wildcards.

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_EBD_FILE_NAME -to <to> -entity <entity name> <value>
```

## BOARD\_MODEL\_EBD\_SIGNAL\_NAME

Specifies the Electronic Board Description (EBD) path description to be used with an I/O pin. You must specify the EBD file name.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_EBD_SIGNAL_NAME -to <to> -entity
<entity name> <value>
```

## BOARD\_MODEL\_FAR\_C

Specifies, in farads, the board trace model far capacitance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex® 5
- Intel Agilex 7
- Arria® 10
- Cyclone® 10 GX
- Stratix® 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_FAR_C -to <to> -entity <entity name>  
<value>  
set_global_assignment -name BOARD_MODEL_FAR_C -section_id <section identifier>  
<value>
```

## BOARD\_MODEL\_FAR\_DIFFERENTIAL\_R

Specifies, in ohms, the board trace model far differential resistance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R -to <to> -entity
<entity name> <value>
set_global_assignment -name BOARD_MODEL_FAR_DIFFERENTIAL_R -section_id <section
identifier> <value>
```



## BOARD\_MODEL\_FAR\_PULLDOWN\_R

Specifies, in ohms, the board trace model far pull-down resistance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_FAR_PULLDOWN_R -to <to> -entity  
<entity name> <value>  
set_global_assignment -name BOARD_MODEL_FAR_PULLDOWN_R -section_id <section  
identifier> <value>
```

## BOARD\_MODEL\_FAR\_PULLUP\_R

Specifies, in ohms, the board trace model far pull-up resistance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_FAR_PULLUP_R -to <to> -entity <entity
name> <value>
set_global_assignment -name BOARD_MODEL_FAR_PULLUP_R -section_id <section
identifier> <value>
```

## BOARD\_MODEL\_FAR\_SERIES\_R

Specifies, in ohms, the board trace model far series resistance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_FAR_SERIES_R -to <to> -entity <entity name> <value>  
set_global_assignment -name BOARD_MODEL_FAR_SERIES_R -section_id <section identifier> <value>
```

## BOARD\_MODEL\_NEAR\_C

Specifies, in farads, the board trace model near capacitance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_NEAR_C -to <to> -entity <entity name>
<value>
set_global_assignment -name BOARD_MODEL_NEAR_C -section_id <section identifier>
<value>
```

## BOARD\_MODEL\_NEAR\_DIFFERENTIAL\_R

Specifies, in ohms, the board trace model near differential resistance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_NEAR_DIFFERENTIAL_R -to <to> -entity  
<entity name> <value>  
set_global_assignment -name BOARD_MODEL_NEAR_DIFFERENTIAL_R -section_id <section  
identifier> <value>
```

## BOARD\_MODEL\_NEAR\_PULLDOWN\_R

Specifies, in ohms, the board trace model near pull-down resistance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_NEAR_PULLDOWN_R -to <to> -entity
<entity name> <value>
set_global_assignment -name BOARD_MODEL_NEAR_PULLDOWN_R -section_id <section
identifier> <value>
```

## BOARD\_MODEL\_NEAR\_PULLUP\_R

Specifies, in ohms, the board trace model near pull-up resistance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_NEAR_PULLUP_R -to <to> -entity <entity name> <value>  
set_global_assignment -name BOARD_MODEL_NEAR_PULLUP_R -section_id <section identifier> <value>
```

## BOARD\_MODEL\_NEAR\_SERIES\_R

Specifies, in ohms, the board trace model near series resistance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_NEAR_SERIES_R -to <to> -entity <entity
name> <value>
set_global_assignment -name BOARD_MODEL_NEAR_SERIES_R -section_id <section
identifier> <value>
```



## BOARD\_MODEL\_NEAR\_TLINE\_C\_PER\_LENGTH

Specifies, in farads/inch, the board trace model near transmission line distributed capacitance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH -to <to> -  
entity <entity name> <value>  
set_global_assignment -name BOARD_MODEL_NEAR_TLINE_C_PER_LENGTH -section_id  
<section identifier> <value>
```

## BOARD\_MODEL\_NEAR\_TLINE\_LENGTH

Specifies, in inches, the board trace model near transmission line length.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH -to <to> -entity
<entity name> <value>
set_global_assignment -name BOARD_MODEL_NEAR_TLINE_LENGTH -section_id <section
identifier> <value>
```

## BOARD\_MODEL\_NEAR\_TLINE\_L\_PER\_LENGTH

Specifies, in henrys/inch, the board trace model near transmission line distributed inductance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH -to <to> -  
entity <entity name> <value>  
set_global_assignment -name BOARD_MODEL_NEAR_TLINE_L_PER_LENGTH -section_id  
<section identifier> <value>
```

## BOARD\_MODEL\_TERMINATION\_V

Specifies, in volts, the board trace model termination voltage.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_TERMINATION_V -to <to> -entity <entity
name> <value>
set_global_assignment -name BOARD_MODEL_TERMINATION_V -section_id <section
identifier> <value>
```

## BOARD\_MODEL\_TLINE\_C\_PER\_LENGTH

Specifies, in farads/inch, the board trace model far transmission line distributed capacitance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH -to <to> -entity  
<entity name> <value>  
set_global_assignment -name BOARD_MODEL_TLINE_C_PER_LENGTH -section_id <section  
identifier> <value>
```

## BOARD\_MODEL\_TLINE\_LENGTH

Specifies, in inches, the board trace model far transmission line length.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_TLINE_LENGTH -to <to> -entity <entity
name> <value>
set_global_assignment -name BOARD_MODEL_TLINE_LENGTH -section_id <section
identifier> <value>
```

## BOARD\_MODEL\_TLINE\_L\_PER\_LENGTH

Specifies, in henrys/inch, the board trace model far transmission line distributed inductance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH -to <to> -entity  
<entity name> <value>  
set_global_assignment -name BOARD_MODEL_TLINE_L_PER_LENGTH -section_id <section  
identifier> <value>
```

## OUTPUT\_IO\_TIMING\_ENDPOINT

Specifies the node at which output I/O Timing ends.

### Type

Enumeration

### Values

- Far End
- Near End

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name OUTPUT_IO_TIMING_ENDPOINT -to <to> -entity <entity name> <value>
set_global_assignment -name OUTPUT_IO_TIMING_ENDPOINT -entity <entity name> <value>
set_global_assignment -name OUTPUT_IO_TIMING_ENDPOINT <value>
```

### Default Value

Near End



## OUTPUT\_IO\_TIMING\_FAR\_END\_VMEAS

Specifies, in volts, the measurement voltage at the far-end.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS -to <to> -entity  
<entity name> <value>  
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS -section_id <section  
identifier> <value>  
set_global_assignment -name OUTPUT_IO_TIMING_FAR_END_VMEAS <value>
```

## OUTPUT\_IO\_TIMING\_NEAR\_END\_VMEAS

Specifies, in volts, the measurement voltage at the near-end.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS -to <to> -entity
<entity name> <value>
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS -section_id <section
identifier> <value>
set_global_assignment -name OUTPUT_IO_TIMING_NEAR_END_VMEAS <value>
```

## Analysis & Synthesis Assignments

### ADV\_NETLIST\_OPT\_ALLOWED

Specifies whether the Compiler should perform advanced netlist optimizations, such as gate-level retiming or physical synthesis, on the specified node or entity. If this option is set to 'Default', the Compiler duplicates, moves, or changes the synthesis of the node or entity, or allows register retiming during netlist optimization, only if doing so does not negatively affect the timing or performance of the design. If this option is set to 'Always Allow', the Compiler can alter the node or entity, even if doing so affects the timing or performance of the design. Intel does not recommend using this setting. If this option is set to 'Never Allow' the Compiler cannot alter the node or entity.

#### Type

Enumeration

#### Values

- Always Allow
- Default
- Never Allow

#### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

#### Notes

This assignment supports synthesis wildcards.

#### Syntax

```
set_global_assignment -name ADV_NETLIST_OPT_ALLOWED -entity <entity name> <value>  
set_instance_assignment -name ADV_NETLIST_OPT_ALLOWED -to <to> -entity <entity  
name> <value>
```

#### Example

```
set_instance_assignment -name adv_netlist_opt_allowed "always allow" -to reg
```

## ADV\_NETLIST\_OPT\_SYNTH\_WYSIWYG\_REMAP

Specifies whether to perform WYSIWYG primitive resynthesis during synthesis. This option uses the setting specified in the Optimization Technique logic option.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP <value>
set_instance_assignment -name ADV_NETLIST_OPT_SYNTH_WYSIWYG_REMAP -to <to> -
entity <entity name> <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name adv_netlist_opt_synth_wysiwyg_remap on
set_instance_assignment -name adv_netlist_opt_synth_wysiwyg_remap on -to foo
```

### See Also

Optimization Technique

## AGGRESSIVE\_MUX\_AREA\_OPTIMIZATION

Performs aggressive area optimization on multiplexers.

### Type

Enumeration

### Values

- Auto
- Off
- On

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name AGGRESSIVE_MUX_AREA_OPTIMIZATION <value>
set_global_assignment -name AGGRESSIVE_MUX_AREA_OPTIMIZATION -entity <entity
name> <value>
set_instance_assignment -name AGGRESSIVE_MUX_AREA_OPTIMIZATION -to <to> -entity
<entity name> <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name aggressive_mux_area_optimization off
set_instance_assignment -name aggressive_mux_area_optimization on -to accel
```

## ALLOW\_ANY\_RAM\_SIZE\_FOR\_RECOGNITION

Allows the Compiler to infer RAMs of any size, even if they don't meet the current minimum requirements.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION <value>
set_global_assignment -name ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION -entity <entity
name> <value>
set_instance_assignment -name ALLOW_ANY_RAM_SIZE_FOR_RECOGNITION -to <to> -
entity <entity name> <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name allow_any_ram_size_for_recognition off
set_instance_assignment -name allow_any_ram_size_for_recognition off -to foo
```

## ALLOW\_ANY\_SHIFT\_REGISTER\_SIZE\_FOR\_RECOGNITION

Allows the Compiler to infer shift registers of smaller size than the built-in threshold that synthesis uses.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION <value>  
set_global_assignment -name ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION -  
entity <entity name> <value>  
set_instance_assignment -name ALLOW_ANY_SHIFT_REGISTER_SIZE_FOR_RECOGNITION -to  
<to> -entity <entity name> <value>
```

### Default Value

Off

### Example

```
set_instance_assignment -name allow_any_shift_register_size_for_recognition off -  
to foo
```

## ALLOW\_CHILD\_PARTITIONS

Specifies whether or not an instance or a section of design hierarchy can contain user partitions.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name ALLOW_CHILD_PARTITIONS -entity <entity name> <value>
set_instance_assignment -name ALLOW_CHILD_PARTITIONS -to <to> -entity <entity
name> <value>
```

### Example

```
set_global_assignment -name allow_child_partitions off
set_instance_assignment -name allow_child_partitions off -to "sub:inst"
```



## ALLOW\_MAX\_FANOUT\_SPLITTING\_FOR\_ASYNCHRONOUS\_FANOUT

Directs the compiler to allow duplication of the specified register if it feeds asynchronous signals, provided the MAX\_FANOUT qsf is set. The logic cell will be duplicated if the fanout is higher than the number specified by the MAX\_FANOUT assignment.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name ALLOW_MAX_FANOUT_SPLITTING_FOR_ASYNCHRONOUS_FANOUT -  
entity <entity name> <value>  
set_instance_assignment -name ALLOW_MAX_FANOUT_SPLITTING_FOR_ASYNCHRONOUS_FANOUT  
-to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name ALLOW_MAX_FANOUT_SPLITTING_FOR_ASYNCHRONOUS_FANOUT  
ON -to foo
```

## ALLOW\_POWER\_UP\_DONT\_CARE

Causes registers that do not have a Power-Up Level logic option setting to power up with a don't care logic level (X). A don't care setting allows the Compiler to change the power-up level of a register to minimize the area of the design.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name ALLOW_POWER_UP_DONT_CARE <value>
```

### Default Value

On

### Example

```
set_global_assignment -name allow_power_up_dont_care off
```

### See Also

Power-Up Level

## ALLOW\_SHIFT\_REGISTER\_MERGING\_ACROSS\_HIERARCHIES

Allows the Compiler to take shift registers from different hierarchies of the design and put them in the same RAM.

### Type

Enumeration

### Values

- Always
- Auto
- Off

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES  
<value>  
set_global_assignment -name ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES -  
entity <entity name> <value>  
set_instance_assignment -name ALLOW_SHIFT_REGISTER_MERGING_ACROSS_HIERARCHIES -  
to <to> -entity <entity name> <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name allow_shift_register_merging_across_hierarchies off  
set_instance_assignment -name allow_shift_register_merging_across_hierarchies  
off -to foo
```

### See Also

Auto Shift Register Replacement

## ALLOW\_SYNCH\_CTRL\_USAGE

Allows the Compiler to utilize synchronous clear and/or synchronous load signals in normal mode logic cells. Turning on this option helps to reduce the total number of logic cells used in the design, but might negatively impact the fitting since synchronous control signals are shared by all the logic cells in a LAB.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name ALLOW_SYNCH_CTRL_USAGE <value>
set_global_assignment -name ALLOW_SYNCH_CTRL_USAGE -entity <entity name> <value>
set_instance_assignment -name ALLOW_SYNCH_CTRL_USAGE -to <to> -entity <entity name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name allow_synch_ctrl_usage off
set_instance_assignment -name allow_synch_ctrl_usage off -to foo
```

### See Also

Force Use of Synchronous Clear Signals

## ALTERA\_A10\_IOPLL\_BOOTSTRAP

Turns on the A10 IOPLL bootstrap fix

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ALTERA_A10_IOPLL_BOOTSTRAP <value>
```

## AUTO\_CLOCK\_ENABLE\_RECOGNITION

Allows the Compiler to find logic that feeds a register and move the logic to the register's clock enable input port.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name AUTO_CLOCK_ENABLE_RECOGNITION <value>
set_global_assignment -name AUTO_CLOCK_ENABLE_RECOGNITION -entity <entity name>
<value>
set_instance_assignment -name AUTO_CLOCK_ENABLE_RECOGNITION -to <to> -entity
<entity name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name auto_clock_enable_replacement off
set_instance_assignment -name auto_clock_enable_replacement off -to reg
```

## AUTO\_DSP\_RECOGNITION

Allows the Compiler to find a multiply-accumulate function or a multiply-add function that can be replaced with a DSP block.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name AUTO_DSP_RECOGNITION <value>  
set_global_assignment -name AUTO_DSP_RECOGNITION -entity <entity name> <value>  
set_instance_assignment -name AUTO_DSP_RECOGNITION -to <to> -entity <entity  
name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name auto_dsp_recognition off  
set_instance_assignment -name auto_dsp_recognition off -to foo
```

## AUTO\_ENABLE\_SMART\_COMPILE

Specifies whether the Signal Tap Logic Analyzer should perform a smart compilation if conditions exist in which Signal Tap with incremental routing is used.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name AUTO_ENABLE_SMART_COMPILE <value>
```



## AUTO\_OPEN\_DRAIN\_PINS

Allows the Compiler to automatically convert a tri-state buffer with a strong low data input into the equivalent open-drain buffer.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name AUTO_OPEN_DRAIN_PINS <value>  
set_global_assignment -name AUTO_OPEN_DRAIN_PINS -entity <entity name> <value>  
set_instance_assignment -name AUTO_OPEN_DRAIN_PINS -to <to> -entity <entity  
name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name auto_open_drain_pins off  
set_instance_assignment -name auto_open_drain_pins off -to foo
```

## AUTO\_PARALLEL\_SYNTHESIS

Option to enable/disable automatic parallel synthesis. This option can be used to speed up synthesis compile time by using multiple processors when available.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name AUTO_PARALLEL_SYNTHESIS <value>
```

### Default Value

On

### Example

```
set_global_assignment -name auto_parallel_synthesis on
```

## AUTO\_RAM\_RECOGNITION

Allows the Compiler to find a set of registers and logic that can be replaced with the RAM Intel FPGA IP core.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name AUTO_RAM_RECOGNITION <value>  
set_global_assignment -name AUTO_RAM_RECOGNITION -entity <entity name> <value>  
set_instance_assignment -name AUTO_RAM_RECOGNITION -to <to> -entity <entity  
name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name auto_ram_recognition off  
set_instance_assignment -name auto_ram_recognition off -to foo
```

## AUTO\_RESOURCE\_SHARING

Allows the Compiler to share hardware resources among many similar, but mutually exclusive, operations in your HDL source code. If you enable this option, the Compiler will merge compatible addition, subtraction, and multiplication operations. By merging operations, this may reduce the area required by your design. Because resource sharing introduces extra muxing and control logic on each shared resource, it may negatively impact the final fmax of your design.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name AUTO_RESOURCE_SHARING <value>
set_global_assignment -name AUTO_RESOURCE_SHARING -entity <entity name> <value>
set_instance_assignment -name AUTO_RESOURCE_SHARING -to <to> -entity <entity
name> <value>
```

### Default Value

Off

## AUTO\_ROM\_RECOGNITION

Allows the Compiler to find logic that can be replaced with the ROM Intel FPGA IP core.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name AUTO_ROM_RECOGNITION <value>  
set_global_assignment -name AUTO_ROM_RECOGNITION -entity <entity name> <value>  
set_instance_assignment -name AUTO_ROM_RECOGNITION -to <to> -entity <entity  
name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name auto_rom_recognition off  
set_instance_assignment -name auto_rom_recognition off -to foo
```

## AUTO\_SHIFT\_REGISTER\_RECOGNITION

Allows the Compiler to find a group of shift registers of the same length that can be replaced with the altshift\_taps megafunction. The shift registers must all use the same clock and clock enable signals, must not have any other secondary signals, and must have equally spaced taps that are at least three registers apart.

### Type

Enumeration

### Values

- Always
- Auto
- Off

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION <value>
set_global_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION -entity <entity
name> <value>
set_instance_assignment -name AUTO_SHIFT_REGISTER_RECOGNITION -to <to> -entity
<entity name> <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name auto_shift_register_recognition off
set_instance_assignment -name auto_shift_register_recognition off -to foo
```

## BARRELSHIFTER\_CARRY\_CHAIN\_PACKING

Allows the Compiler to reduce the number of logic elements required by implementing barrelshifters in carry chains. This option repacks barrelshifters more efficiently for area, but may negatively affect timing. With the 'Auto' setting synthesis will make the trade-off between area and speed. Setting to 'Off' will disable this optimization, and setting to 'On' will enable it for all barrelshifters.

### Type

Enumeration

### Values

- Auto
- Off
- On

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name BARRELSHIFTER_CARRY_CHAIN_PACKING <value>  
set_global_assignment -name BARRELSHIFTER_CARRY_CHAIN_PACKING -entity <entity  
name> <value>  
set_instance_assignment -name BARRELSHIFTER_CARRY_CHAIN_PACKING -to <to> -entity  
<entity name> <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name barrelshifter_carry_chain_packing off  
set_instance_assignment -name barrelshifter_carry_chain_packing on -to accel
```

## BLOCK\_DESIGN\_NAMING

Specify the naming scheme used for the block design. This option is ignored if it is assigned to anything other than a design entity.

### Type

Enumeration

### Values

- Auto
- MaxPlusII
- QuartusII

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name BLOCK_DESIGN_NAMING -entity <entity name> <value>
set_instance_assignment -name BLOCK_DESIGN_NAMING -to <to> -entity <entity name>
<value>
set_global_assignment -name BLOCK_DESIGN_NAMING <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name block_design_naming MaxPlusII
set_instance_assignment -name block_design_naming MaxPlusII -to top
```



## BOARD

Specifies the board or development kit to use.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name BOARD <value>
```

## CONVERT\_6LUT\_TO\_EXTENDED\_MODE

Performs repacking on 6 LUTs into extended mode LUTs.

### Type

Enumeration

### Values

- Auto
- Off
- On

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name CONVERT_6LUT_TO_EXTENDED_MODE <value>
set_global_assignment -name CONVERT_6LUT_TO_EXTENDED_MODE -entity <entity name>
<value>
set_instance_assignment -name CONVERT_6LUT_TO_EXTENDED_MODE -to <to> -entity
<entity name> <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name CONVERT_6LUT_TO_EXTENDED_MODE off
set_instance_assignment -name CONVERT_6LUT_TO_EXTENDED_MODE on -to accel
```

## DEVICE\_FILTER\_PACKAGE

Package filter for available devices.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name DEVICE_FILTER_PACKAGE <value>
```

### Default Value

Any

## DEVICE\_FILTER\_PIN\_COUNT

Pin count filter for available devices.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name DEVICE_FILTER_PIN_COUNT <value>
```

### Default Value

Any

## DEVICE\_FILTER\_SPEED\_GRADE

Speed grade filter for available devices.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name DEVICE_FILTER_SPEED_GRADE <value>
```

### Default Value

Any

## DEVICE\_FILTER\_VOLTAGE

Voltage filter for available devices.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name DEVICE_FILTER_VOLTAGE <value>
```

## DISABLE\_ANSI\_SEARCH\_INCLUDE\_DIR

This logic option allows you to disable search of include files in the source path of the file that includes it. When this option is turned on, Quartus Analysis and Elaboration only searches the search path for include files

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DISABLE_ANSI_SEARCH_INCLUDE_DIR <value>
```

### Default Value

Off

## DISABLE\_DSP\_NEGATE\_INFERENCING

Allow you to specify whether to use the negate port on an inferred DSP block.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name DISABLE_DSP_NEGATE_INFERENCING -entity <entity name>
<value>
set_instance_assignment -name DISABLE_DSP_NEGATE_INFERENCING -to <to> -entity
<entity name> <value>
set_global_assignment -name DISABLE_DSP_NEGATE_INFERENCING <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name DISABLE_DSP_NEGATE_INFERENCING ON
set_instance_assignment -name DISABLE_DSP_NEGATE_INFERENCING OFF -to dps1
```



## DISABLE\_REGISTER\_MERGING\_ACROSS\_HIERARCHIES

Specifies whether registers that are in different hierarchies are allowed to be merged if their inputs are the same.

### Type

Enumeration

### Values

- Auto
- Off
- On

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name DISABLE_REGISTER_MERGING_ACROSS_HIERARCHIES <value>
```

### Default Value

Auto

## DISABLE\_REGISTER\_POWER\_UP\_INITIALIZATION

Specifies whether the Assembler generates a bit stream with register power-up initialization.

### Old Name

DISABLE\_REGISTER\_POWERUP\_INITIALIZATION

### Type

Boolean

### Device Support

- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name DISABLE_REGISTER_POWER_UP_INITIALIZATION <value>
```

### Default Value

Off

## DONT\_MERGE\_LATCH

When set to On, this option prevents the specified latch from merging with other latches, and prevents other latches from merging with the specified latch.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name DONT_MERGE_LATCH -entity <entity name> <value>  
set_instance_assignment -name DONT_MERGE_LATCH -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name dont_merge_latch on -to foo
```

## DONT\_MERGE\_REGISTER

When set to On, this option prevents the specified register from merging with other registers, and prevents other registers from merging with the specified register.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name DONT_MERGE_REGISTER -entity <entity name> <value>
set_instance_assignment -name DONT_MERGE_REGISTER -to <to> -entity <entity name>
<value>
```

### Example

```
set_instance_assignment -name dont_merge_register on -to foo
```

## DONT\_SWEEP\_WYSIWYG

Prevents a user-instantiated wysiwyg from being removed or modified by sweeping

### Old Name

DONT\_AGGRESSIVELY\_SWEEP\_WYSIWYG\_RAM

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name DONT_SWEEP_WYSIWYG -entity <entity name> <value>  
set_instance_assignment -name DONT_SWEEP_WYSIWYG -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name dont_sweep_wysiwyg on -to wys
```

## DOWNGRADE\_ERROR\_ON\_DUPLICATE\_ATTRIBUTE

Converts duplicate user attribute(RTL) error into warning.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DOWNGRADE_ERROR_ON_DUPLICATE_ATTRIBUTE <value>
```

### Default Value

Off

## DSE\_SYNTH\_EXTRA\_EFFORT\_MODE

Specifies the Design Space Explorer synthesis extra effort mode.

### Type

Enumeration

### Values

- MODE\_1
- MODE\_2
- MODE\_3
- MODE\_4
- MODE\_5
- MODE\_DEFAULT

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name DSE_SYNTH_EXTRA_EFFORT_MODE <value>
```

## DSP\_ACTION\_ON\_MISS

Controls the compiler's behavior when a dsp implementation directive is ignored.

### Type

Enumeration

### Values

- Error
- Ignore
- Warn

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name DSP_ACTION_ON_MISS -entity <entity name> <value>
set_instance_assignment -name DSP_ACTION_ON_MISS -to <to> -entity <entity name>
<value>
set_global_assignment -name DSP_ACTION_ON_MISS <value>
```

### Default Value

Ignore

### Example

```
set_global_assignment -name DSP_ACTION_ON_MISS "Warn"
set_instance_assignment -name DSP_ACTION_ON_MISS "Error" -to mult0
```



## DSP\_BLOCK\_BALANCING

Allows you to control the conversion of certain DSP block slices during DSP block balancing.

### Type

Enumeration

### Values

- Auto
- DSP blocks
- Logic Elements
- Off
- Simple 18-bit Multipliers
- Simple Multipliers
- Tensor
- Width 18-bit Multipliers

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name DSP_BLOCK_BALANCING -entity <entity name> <value>  
set_instance_assignment -name DSP_BLOCK_BALANCING -to <to> -entity <entity name>  
<value>  
set_global_assignment -name DSP_BLOCK_BALANCING <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name dsp_block_balancing "dsp blocks"  
set_instance_assignment -name dsp_block_balancing "logic elements" -to mult0
```

## DUPLICATE\_HIERARCHY\_DEPTH

Pushes the last register and some number of registers that precede it in a chain of simple registers down the hierarchy tree of the modules it fans out to, creating a tree with duplicates for each instance at every level of the hierarchy. The registers in the chain must already be present in the design, with no logic in between them and no other fanins/fanouts between them. Value 0 to disable auto-duplication.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_instance_assignment -name DUPLICATE_HIERARCHY_DEPTH -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name duplicate_hierarchy_depth -to last_reg_in_chain 2
```

## EDA\_DESIGN\_ENTRY\_SYNTHESIS\_TOOL

Specifies the third-party EDA tool used for design entry/synthesis

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL <value>  
set_global_assignment -name EDA_DESIGN_ENTRY_SYNTHESIS_TOOL -entity <entity  
name> <value>
```

### Default Value

<None>

## EDA\_INPUT\_DATA\_FORMAT

Specifies the format of the input data read from other EDA design entry/synthesis tools.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_INPUT_DATA_FORMAT -section_id <section
identifier> <value>
set_global_assignment -name EDA_INPUT_DATA_FORMAT -entity <entity name> -
section_id <section identifier> <value>
```

### Default Value

NONE, requires section identifier

## EDA\_INPUT\_GND\_NAME

Specifies the global high signal used in the files generated by the EDA synthesis tool, which is GND.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_INPUT_GND_NAME -section_id <section identifier>  
<value>  
set_global_assignment -name EDA_INPUT_GND_NAME -entity <entity name> -section_id  
<section identifier> <value>
```

### Default Value

GND, requires section identifier

## EDA\_INPUT\_VCC\_NAME

Specifies the global power-down signal.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_INPUT_VCC_NAME -section_id <section identifier>
<value>
set_global_assignment -name EDA_INPUT_VCC_NAME -entity <entity name> -section_id
<section identifier> <value>
```

### Default Value

VCC, requires section identifier

## EDA\_LMF\_FILE

Specifies the default Library Mapping File (.lmf) for the current compilation.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_LMF_FILE -section_id <section identifier> <value>  
set_global_assignment -name EDA_LMF_FILE -entity <entity name> -section_id  
<section identifier> <value>
```

## EDA\_RUN\_TOOL\_AUTOMATICALLY

Runs the third-party EDA tool automatically from Quartus Prime when a design is compiled.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY -section_id <section
identifier> <value>
set_global_assignment -name EDA_RUN_TOOL_AUTOMATICALLY -entity <entity name> -
section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier



## EDA\_SHOW\_LMF\_MAPPING\_MESSAGES

Determines whether to display messages describing the mappings used in the Library Mapping File.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES -section_id <section identifier> <value>  
set_global_assignment -name EDA_SHOW_LMF_MAPPING_MESSAGES -entity <entity name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_VHDL\_LIBRARY

Specifies the logical name of a user-defined VHDL design library : physical name.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name EDA_VHDL_LIBRARY -to <to> -section_id <section
identifier> <value>
set_instance_assignment -name EDA_VHDL_LIBRARY -to <to> -entity <entity name> -
section_id <section identifier> <value>
```

## ENABLE\_ARRAY\_INSTANCES\_FOR\_LPARAM

When this flag is on and if the range depends solely on other local params and constants then we can skip the LRM guideline and do an early expansion of the array instance. More detail, refer case: 14021502842

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ENABLE_ARRAY_INSTANCES_FOR_LPARAM <value>
```

### Default Value

Off

## ENABLE\_DEFENSIVE\_SYNTHESIS

Enable the defensive synthesis flow during compilation. Defensive synthesis looks for unsafe structures fed by registers with powerup dont-care and enables power-up care on registers which feed those structures. This protects against unexpected initial conditions from power-up if the registers are retimed.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ENABLE_DEFENSIVE_SYNTHESIS <value>
```

### Default Value

Off

## ENABLE\_DYNAMIC\_REPORT

Enable dynamic report in synthesis

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name ENABLE_DYNAMIC_REPORT <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name synth_rpt_enable_dynamic_report on
```

## ENABLE\_FAST\_HIERARCHY\_DISPLAY

Faster user RTL hierarchy display before completion of the RTL elaboration

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ENABLE_FAST_HIERARCHY_DISPLAY <value>
```

### Default Value

On

## ENABLE\_FORMAL\_VERIFICATION

Allows the Compiler to write scripts that can be used to run OneSpin formal verification tool. These are the only supported scripts used for formal verification.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name ENABLE_FORMAL_VERIFICATION <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name enable_formal_verification on
```

## ENABLE\_FPGA\_TAMPER\_DETECTION

Enable FPGA tamper detection.

### Type

Boolean

### Device Support

- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_FPGA_TAMPER_DETECTION <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_FPGA_TAMPER_DETECTION ON
```



## ENABLE\_RELAXED\_CHECKING\_MODE

Enabling this flag will downgrade some errors that strictly follow the LRM but aren't critical. Relaxed checking mode is only supported for verilog/system\_verilog and not supported for vhdl.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ENABLE_RELAXED_CHECKING_MODE <value>
```

### Default Value

Off

## ENABLE\_STATE\_MACHINE\_INFERENCE

Allows the Compiler to infer state machines from Verilog/Vhdl Design Files. The Compiler optimizes state machines using special techniques to reduce area and/or improve performance. If set to Off, the Compiler extracts and optimizes state machines in Verilog/VHDL Design Files as regular logic.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name ENABLE_STATE_MACHINE_INFERENCE <value>
```

### Default Value

On

### Example

```
set_global_assignment -name enable_state_machine_inference on
```

## ENABLE\_SV\_STATIC\_ASSERTIONS

Evaluate SystemVerilog assertions using parameters and constants during synthesis.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name ENABLE_SV_STATIC_ASSERTIONS <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_SV_STATIC_ASSERTIONS ON
```

## ENABLE\_VERILOG\_NETLIST\_READER

Verific fast netlist reader is used to read the structural Verilog netlist

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ENABLE_VERILOG_NETLIST_READER <value>
```

### Default Value

Off

## ENABLE\_VHDL\_STATIC\_ASSERTIONS

Evaluate VHDL assertions using generics and constants during synthesis.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name ENABLE_VHDL_STATIC_ASSERTIONS <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_VHDL_STATIC_ASSERTIONS ON
```

## ENFORCE\_CLK\_ENABLE\_INFERENCING\_IN\_M20KS

Enforce CLK Enable Inferencing in M20Ks to gate the clock when not in use. This enables to save the dynamic power dissipation when the RAM is not in use.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ENFORCE_CLK_ENABLE_INFERENCING_IN_M20KS <value>
```

### Default Value

On

## FAMILY

Specifies the device family to use for compilation.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name FAMILY <value>
```

### Default Value

Cyclone 10 GX

## FORCE\_CLOCK\_ENABLE\_INFERENCE

Directs the Compiler to aggressively infer clock enables on the specified registers. Turning on this option helps to infer clock enables on registers even the compiler would not have otherwise done so. It might negatively impact the fitting since the number of clock enable signals available in a LAB is limited.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name FORCE_CLOCK_ENABLE_INFERENCE -entity <entity name>
<value>
set_instance_assignment -name FORCE_CLOCK_ENABLE_INFERENCE -to <to> -entity
<entity name> <value>
```

### Example

```
set_instance_assignment -name force_clock_enable_inference on -to foo
```

### See Also

Allow Synchronous Control Signals



## FORCE\_SYNCH\_CLEAR

Forces the Compiler to utilize synchronous clear signals in normal mode logic cells. Turning on this option helps to reduce the total number of logic cells used in the design, but might negatively impact the fitting since synchronous control signals are shared by all the logic cells in a LAB.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name FORCE_SYNCH_CLEAR <value>  
set_global_assignment -name FORCE_SYNCH_CLEAR -entity <entity name> <value>  
set_instance_assignment -name FORCE_SYNCH_CLEAR -to <to> -entity <entity name>  
<value>
```

### Default Value

Off

### Example

```
set_global_assignment -name force_synch_clear on  
set_instance_assignment -name force_synch_clear on -to foo
```

### See Also

Allow Synchronous Control Signals

## FRACTAL\_SYNTHESIS

Allows the Compiler to apply dense packing to arithmetic blocks, minimizing the area of the design.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name FRACTAL_SYNTHESIS <value>
set_global_assignment -name FRACTAL_SYNTHESIS -entity <entity name> <value>
set_instance_assignment -name FRACTAL_SYNTHESIS -to <to> -entity <entity name>
<value>
```

### Default Value

Off

### Example

```
set_instance_assignment -name fractal_synthesis on -entity multiplier
```

## GROUP\_IDENTICAL\_HIERARCHIES

Allows you to group the identical hierarchies that the Synthesis Report should display.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name GROUP_IDENTICAL_HIERARCHIES <value>
```

### Default Value

On

### Example

```
set_global_assignment -name GROUP_IDENTICAL_HIERARCHIES ON
```

## HDL\_INITIAL\_FANOUT\_LIMIT

Directs Integrated Synthesis to check the initial fan-out of each net in the netlist immediately after elaboration but prior to any netlist optimizations. If the fan-out for a net exceeds the specified limit, then Integrated Synthesis will issue a warning.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name HDL_INITIAL_FANOUT_LIMIT -entity <entity name>
<value>
set_instance_assignment -name HDL_INITIAL_FANOUT_LIMIT -to <to> -entity <entity
name> <value>
```

### Example

```
set_instance_assignment -name hdl_initial_fanout_limit 100 -to foo
```

## HDL\_MESSAGE\_LEVEL

Specifies the type of HDL messages you want to view, including messages that display processing errors in the HDL source code. 'Level1' allows you to view only the most important HDL messages. 'Level2' allows you to view most HDL messages, including warning and information based messages. 'Level3' allows you to view all HDL messages, including warning and information based messages and alerts about potential design problems or lint errors.

### Type

Enumeration

### Values

- Level1
- Level2
- Level3

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name HDL_MESSAGE_LEVEL <value>
```

### Default Value

Level2

## HDL\_MESSAGE\_OFF

Specifies the list of HDL message ids you want to turn off for this project.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### INTEGER\_RANGE

10000, 11000

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name HDL_MESSAGE_OFF <value>
```

## HDL\_MESSAGE\_ON

Specifies the list of HDL message ids you want to turn on for this project.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### INTEGER\_RANGE

10000, 11000

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name HDL_MESSAGE_ON <value>
```

## HPS\_PARTITION

Specifies whether an entity or instance is a special-purpose partition that models the internals of the Hard Processor System (HPS).

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name HPS_PARTITION -entity <entity name> <value>
set_instance_assignment -name HPS_PARTITION -to <to> -entity <entity name>
<value>
```

### Example

```
set_instance_assignment -name hps_partition on -entity hps
```



## IGNORE\_GLOBAL\_BUFFERS

Ignores GLOBAL buffers that are instantiated in the design. This option is ignored if it is applied to anything other than an individual GLOBAL buffer or a design entity containing GLOBAL buffers.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name IGNORE_GLOBAL_BUFFERS <value>  
set_global_assignment -name IGNORE_GLOBAL_BUFFERS -entity <entity name> <value>  
set_instance_assignment -name IGNORE_GLOBAL_BUFFERS -to <to> -entity <entity  
name> <value>
```

### Default Value

Off

## IGNORE\_LCELL\_BUFFERS

Ignores LCELL buffers that are instantiated in the design. This option is ignored if it is applied to anything other than an individual LCELL buffer or a design entity containing LCELL buffers.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name IGNORE_LCELL_BUFFERS <value>
set_global_assignment -name IGNORE_LCELL_BUFFERS -entity <entity name> <value>
set_instance_assignment -name IGNORE_LCELL_BUFFERS -to <to> -entity <entity name> <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ignore_lcell_buffers on
set_instance_assignment -name ignore_lcell_buffers on -to foo
```

## IGNORE\_MAX\_FANOUT\_ASSIGNMENTS

Directs the Compiler to ignore the Maximum Fan-Out Assignments on a node, an entity, or the whole design. One can remove the Maximum Fan-Out Assignments from the project but it is inconvenient/impossible as some assignments are embedded in the HDL sources.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS <value>
set_global_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS -entity <entity name>
<value>
set_instance_assignment -name IGNORE_MAX_FANOUT_ASSIGNMENTS -to <to> -entity
<entity name> <value>
```

### Default Value

Off

## IGNORE\_REGISTER\_POWER\_UP\_INITIALIZATION

This allows the compiler to ignore the power-up condition of this register from what was specified in the RTL. Doing so gives more freedom to the tool to optimize this register, in particular for retiming.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name IGNORE_REGISTER_POWER_UP_INITIALIZATION -entity
<entity name> <value>
set_instance_assignment -name IGNORE_REGISTER_POWER_UP_INITIALIZATION -to <to> -
entity <entity name> <value>
```

### Example

```
set_instance_assignment -name ignore_register_power_up_initialization on -to r
```

## IGNORE\_SOFT\_BUFFERS

Ignores SOFT buffers that are instantiated in the design. This option is ignored if it is applied to anything other than an individual SOFT buffer or a design entity containing SOFT buffers.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name IGNORE_SOFT_BUFFERS <value>  
set_global_assignment -name IGNORE_SOFT_BUFFERS -entity <entity name> <value>  
set_instance_assignment -name IGNORE_SOFT_BUFFERS -to <to> -entity <entity name>  
<value>
```

### Default Value

On

### Example

```
set_global_assignment -name ignore_soft_buffers off  
set_instance_assignment -name ignore_soft_buffers off -to foo
```

## IGNORE\_TRANSLATE\_OFF\_AND\_SYNTHESIS\_OFF

Instructs Analysis & Synthesis to ignore all translate\_off/synthesis\_off synthesis directives in your Verilog and VHDL design files. You can use this option to disable these synthesis directives and include previously ignored code during elaboration.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name IGNORE_TRANSLATE_OFF_AND_SYNTHESIS_OFF <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ignore_translate_off_and_synthesis_off on
```

## IMPLEMENT\_AS\_CLOCK\_ENABLE

Specifies that this node should function as a clock enable signal for one or more registers.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_instance_assignment -name IMPLEMENT_AS_CLOCK_ENABLE -to <to> -entity <entity name> <value>
```

## IMPLEMENT\_AS\_OUTPUT\_OF\_LOGIC\_CELL

Implements the output of a primitive in a logic cell. You can apply this option to a logic function that would not ordinarily be implemented in a logic cell, typically a combinatorial function such as an AND2 gate. Implementing the output of a primitive a logic cell makes it possible to observe its output in simulation and timing analysis. However, because an additional logic cell is used, overall device utilization will increase. This option does not insert an additional logic cell on a function that is already implemented in a logic cell, such as a flipflop. This option is ignored if it is applied to anything other than a primitive.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name IMPLEMENT_AS_OUTPUT_OF_LOGIC_CELL -to <to> -entity
<entity name> <value>
```

### Example

```
set_instance_assignment -name implement_as_output_of_logic_cell on -to foo
```



## INFER\_RAMs\_FROM\_RAW\_LOGIC

Instructs the Compiler to infer RAM from registers and multiplexers. Some HDL patterns that differ from Intel FPGA RAM templates are initially converted into logic. However, these structures function as RAM and, because of that, the Compiler may create an altsyncram megafunction instance for them at a later stage when this assignment is on. With this assignment is turned on, the Compiler may use more device RAM resources and less LABs.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name INFER_RAMs_FROM_RAW_LOGIC <value>
set_global_assignment -name INFER_RAMs_FROM_RAW_LOGIC -entity <entity name>
<value>
set_instance_assignment -name INFER_RAMs_FROM_RAW_LOGIC -to <to> -entity <entity
name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name infer_rams_from_raw_logic off
set_instance_assignment -name infer_rams_from_raw_logic off -to foo
```

## INIT\_ENUM\_TO\_X

Allows the Compiler to initialize Verilog enums to X.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name INIT_ENUM_TO_X <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name init_enum_to_x on
```

## IP\_SEARCH\_PATHS

Specifies the IP search paths specific to the project.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_SEARCH_PATHS <value>
```

## MAX\_BALANCING\_DSP\_BLOCKS

Allows you to specify the maximum number of DSP blocks that the DSP block balancer will assume exist in the current device for each partition. This option overrides the usual method of using the maximum number of DSP blocks the current device supports.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name MAX_BALANCING_DSP_BLOCKS <value>
set_instance_assignment -name MAX_BALANCING_DSP_BLOCKS -to <to> -entity <entity
name> <value>
```

### Default Value

-1 (Unlimited)

### Example

```
set_global_assignment -name max_balancing_dsp_blocks 4
set_instance_assignment -name max_balancing_dsp -to
"my_partition_root_entity:my_partition_root_entity_inst"
```

## MAX\_FANOUT

Directs the Compiler to control the number of destinations the specified node feeds so the fan-out count does not exceed the value specified as the maximum number of fan-out allowed from the node.

### Type

Integer

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name MAX_FANOUT -entity <entity name> <value>  
set_instance_assignment -name MAX_FANOUT -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name max_fanout 10 -to foo
```

## MAX\_FANOUT\_FOR\_SYNCH\_CTRL

Directs the Compiler to limit the fanout of logic cells that feed clock enable or synchronous clear signal on the specified register. The logic cell will be duplicated if the fanout is higher than the number specified.

### Type

Integer

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name MAX_FANOUT_FOR_SYNCH_CTRL -entity <entity name>
<value>
set_instance_assignment -name MAX_FANOUT_FOR_SYNCH_CTRL -to <to> -entity <entity
name> <value>
```

### Example

```
set_instance_assignment -name max_fanout_for_synch_ctrl 10 -to foo
```

## MAX\_LABS

Allows you to specify the maximum number of LABs that Analysis & Synthesis should try to utilize for a device. This option overrides the usual method of using the maximum number of LABs the current device supports, when the value is non-negative and is less than the maximum number of LABs available on the current device.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name MAX_LABS <value>  
set_instance_assignment -name MAX_LABS -to <to> -entity <entity name> <value>
```

### Default Value

-1 (Unlimited)

### Example

```
set_global_assignment -name max_labs 100
```

## MAX\_NUMBER\_OF\_REGISTERS\_FROM\_UNINFERRED\_RAMs

Allows you to specify the maximum number of registers that Analysis & Synthesis can use for conversion of uninferred RAMs. You can use this option as a project-wide option or on a specific partition by setting the assignment on the instance name of the partition root. The assignment on a partition overrides the global assignment (if any) for that particular partition. This option prevents synthesis from causing long compilations and running out of memory when many registers are used for uninferred RAMs. Instead of continuing the compilation, the Quartus Prime software issues an error and exits.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name MAX_NUMBER_OF_REGISTERS_FROM_UNINFERRED_RAMs <value>
set_instance_assignment -name MAX_NUMBER_OF_REGISTERS_FROM_UNINFERRED_RAMs -to
<to> -entity <entity name> <value>
```

### Default Value

-1 (Unlimited)

### Example

```
set_global_assignment -name max_number_of_registers_from_uninferred_rams 2048
```



## MAX\_RAM\_BLOCKS\_M4K

Allows you to specify the maximum number of M4K,M9K,M20K,or M10K memory blocks that the Compiler may use for a device. This option overrides the usual method of using the maximum number of M4K,M9K,M20K, or M10K memory blocks the current device supports, when the value is non-negative and is less than the maximum number of M4K,M9K,M20K, or M10K memory blocks available on the current device.

### Type

Integer

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name MAX_RAM_BLOCKS_M4K <value>  
set_instance_assignment -name MAX_RAM_BLOCKS_M4K -to <to> -entity <entity name>  
<value>
```

### Default Value

-1 (Unlimited)

### Example

```
set_global_assignment -name max_ram_blocks_m4k 4
```

### See Also

Maximum Number of M512 Memory Blocks Maximum Number of M-RAM Memory Blocks

## MLAB\_ADD\_TIMING\_CONSTRAINTS\_FOR\_MIXED\_PORT\_FEED\_THROUGH\_MODE\_SETTING\_DONT\_CARE

Allows you to specify whether you want the Timing Analyzer to evaluate timing constraints between the write and the read operation of the MLAB memory block. Performing a write and read operation simultaneously at the same address might result in metastability because no timing constraints between those operations exist by default. Turning on this option introduces timing constraints between the write and read operation on the MLAB memory block and thereby avoids metastability issues; however, turning on this option degrades the performance of the MLAB memory blocks. If your design does not perform write and read operations simultaneously at the same address you do not need to set this option.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name
MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE -
entity <entity name> <value>
set_instance_assignment -name
MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE -
to <to> -entity <entity name> <value>
set_global_assignment -name
MLAB_ADD_TIMING_CONSTRAINTS_FOR_MIXED_PORT_FEED_THROUGH_MODE_SETTING_DONT_CARE
<value>
```

### Default Value

Off

## MUX\_RESTRUCTURE

Allows the Compiler to reduce the number of logic elements required to implement multiplexers in a design. This option is useful if your design contains buses of fragmented multiplexers. This option repacks multiplexers more efficiently for area, allowing the design to implement multiplexers with a reduced number of logic elements. You can select the 'On' setting to minimize your design area; it will decrease logic element usage but may negatively affect design clock speed (fMAX). You can select the 'Off' to disable multiplexer restructuring; it does not decrease logic element usage and does not affect design clock speed (fMAX). You may select 'Auto' setting to allow the Quartus Prime software to determine whether multiplexer restructuring should be enabled. The Quartus Prime software uses other synthesis settings, for example, the Optimization Technique option, to determine if multiplexer restructuring should be applied to the design; the 'Auto' setting will decrease logic element usage but may negatively affect design clock speed (fMAX).

### Type

Enumeration

### Values

- Auto
- Off
- On

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name MUX_RESTRUCTURE <value>  
set_global_assignment -name MUX_RESTRUCTURE -entity <entity name> <value>  
set_instance_assignment -name MUX_RESTRUCTURE -to <to> -entity <entity name>  
<value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name mux_restructure off  
set_instance_assignment -name mux_restructure on -to accel
```

## NOT\_GATE\_PUSH\_BACK

Allows the Compiler to push an inversion (that is, a NOT gate) back through a register and implement it on that register's data input if it is necessary to implement the design. If this option is turned on, a register may power up to an active-high state, so it may need to be explicitly cleared during initial operation of the device. This option is ignored if it is applied to anything other than an individual register or a design entity containing registers. If it is applied to an output pin that is directly fed by a register, it is automatically transferred to that register.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name NOT_GATE_PUSH_BACK -entity <entity name> <value>
set_instance_assignment -name NOT_GATE_PUSH_BACK -to <to> -entity <entity name>
<value>
set_global_assignment -name NOT_GATE_PUSH_BACK <value>
```

### Default Value

On

### Example

```
set_global_assignment -name not_gate_push_back off
set_instance_assignment -name not_gate_push_back off -to reg
```

## NUMBER\_OF\_INVERTED\_REGISTERS\_REPORTED

Allows you to specify the maximum number of inverted registers that the Synthesis Report should display.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name NUMBER_OF_INVERTED_REGISTERS_REPORTED <value>
```

### Default Value

100

### Example

```
set_global_assignment -name NUMBER_OF_INVERTED_REGISTERS_REPORTED 200
```

## NUMBER\_OF\_OPTIMIZED\_AWAY\_HIERARCHIES\_REPORTED

Allows you to specify the maximum number of optimized away hierarchies that the Hierarchies Optimized Away During Sweep Report should display.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name NUMBER_OF_OPTIMIZED_AWAY_HIERARCHIES_REPORTED <value>
```

### Default Value

100

### Example

```
set_global_assignment -name NUMBER_OF_OPTIMIZED_AWAY_HIERARCHIES_REPORTED 100
```

## NUMBER\_OF\_PROTECTED\_REGISTERS\_REPORTED

Allows you to specify the maximum number of protected registers that the Synthesis Report should display.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name NUMBER_OF_PROTECTED_REGISTERS_REPORTED <value>
```

### Default Value

100

### Example

```
set_global_assignment -name NUMBER_OF_PROTECTED_REGISTERS_REPORTED 200
```



## NUMBER\_OF\_REMOVED\_REGISTERS\_REPORTED

Allows you to specify the maximum number of removed registers that the Synthesis Report should display.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name NUMBER_OF_REMOVED_REGISTERS_REPORTED <value>
```

### Default Value

5000

### Example

```
set_global_assignment -name NUMBER_OF_REMOVED_REGISTERS_REPORTED 200
```

## NUMBER\_OF\_SWEPT\_NODES\_REPORTED

Allows you to specify the maximum number of swept nodes that the Synthesis Report displays. A swept node is any node which was eliminated from your design because the Quartus Prime software found the node to be unnecessary.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name NUMBER_OF_SWEPT_NODES_REPORTED <value>
```

### Default Value

5000

### Example

```
set_global_assignment -name NUMBER_OF_SWEPT_NODES_REPORTED 200
```

## NUMBER\_OF\_TOP\_ROOT\_CAUSES\_REPORTED

Allows you to specify the maximum number of Top Root Causes that the Top Root Causes of Logic Optimizing Away During Sweep Report should display.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name NUMBER_OF_TOP_ROOT_CAUSES_REPORTED <value>
```

### Default Value

10

### Example

```
set_global_assignment -name NUMBER_OF_TOP_ROOT_CAUSES_REPORTED 10
```

## OCP\_HW\_EVAL

Enables or disables Intel FPGA IP Evaluation Mode feature.

### Type

Enumeration

### Values

- Disable
- Enable

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name OCP_HW_EVAL <value>
```

### Default Value

Enable

## OPTIMIZATION\_TECHNIQUE

Specifies the overall optimization goal for Analysis & Synthesis: attempt to maximize performance, minimize logic usage, or balance high performance with minimal logic usage.

### Old Name

Optimization Technique -- Stratix IV

### Type

Enumeration

### Values

- Area
- Balanced
- Speed

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name OPTIMIZATION_TECHNIQUE <value>  
set_global_assignment -name OPTIMIZATION_TECHNIQUE -entity <entity name> <value>  
set_instance_assignment -name OPTIMIZATION_TECHNIQUE -to <to> -entity <entity  
name> <value>
```

### Default Value

Balanced

### Example

```
set_global_assignment -name optimization_technique speed
```

## OPTIMIZE\_POWER\_DURING\_SYNTHESIS

Controls the power-driven compilation setting of Analysis & Synthesis. This option determines how aggressively Analysis & Synthesis optimizes the design for power. If this option is set to 'Off', Analysis & Synthesis does not perform any power optimizations. If this option is set to 'Normal compilation', Analysis & Synthesis performs power optimizations as long as they are not expected to reduce design performance. When this option is set to 'Extra effort', Analysis & Synthesis will perform additional power optimizations which may reduce design performance.

### Type

Enumeration

### Values

- Extra effort
- Normal compilation
- Off

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS <value>
set_global_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS -entity <entity
name> <value>
set_instance_assignment -name OPTIMIZE_POWER_DURING_SYNTHESIS -to <to> -entity
<entity name> <value>
```

### Default Value

Normal compilation

### Example

```
set_global_assignment -name optimize_power_during_synthesis off
```

## PARAMETER

Assigns an attribute that determines the logic created or used to implement the function, for example, the width of a bus. Parameters are characteristics that determine the size, behavior, or silicon implementation of a function. Parameter values are inherited from project defaults or higher hierarchical levels unless you make explicit assignments to individual nodes. Parameters are also overridden by explicit logic synthesis and fitting options.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_parameter <value>  
set_parameter -entity <entity name> <value>
```

## PHYSICAL\_SHIFT\_REGISTER\_INFERENCE

Allows the Compiler perform placement-driven shift register inference it in Fitter instead of performing shift register inference in Synthesis.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name PHYSICAL_SHIFT_REGISTER_INFERENCE <value>
```

### Example

```
set_global_assignment -name physical_shift_register_inference off
```



## POWER\_UP\_LEVEL

Causes a register to power up with the specified logic level, either High (1) or Low (0). If this option is specified for an input pin, it is automatically transferred to the register that is driven by the pin if the following conditions are present: (1) there is no intervening logic, other than inversion, between the pin and the register; (2) the input pin drives the data input of the register; and (3) the input pin does not fan-out to any other logic. If this option is specified for an output or bidirectional pin, it is automatically transferred to the register that feeds the pin if: (1) there is no intervening logic, other than inversion, between the register and the pin; and (2) the register does not fan-out to any other logic. You can assign this option to any register, or to a pin with any logic configuration other than those described above. You can also assign this option to a design entity containing registers if you want to set the power level for all registers in the design entity. In order for the register to power up with the specified logic level, the Compiler may perform NOT Gate Push-Back on the register.

### Type

Enumeration

### Values

- High
- Low

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name POWER_UP_LEVEL -entity <entity name> <value>  
set_instance_assignment -name POWER_UP_LEVEL -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name power_up_level low -to foo
```

### See Also

Power-Up Don't Care

## PRESERVE\_FANOUT\_FREE\_NODE

Prevents a register that has no fan-out from being removed during synthesis.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name PRESERVE_FANOUT_FREE_NODE -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name preserve_fanout_free_node on -to reg
```

## PRESERVE\_FANOUT\_FREE\_WYSIWYG

Prevents a user-instantiated wysiwyg or primitive from being removed when it has no fanout.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name PRESERVE_FANOUT_FREE_WYSIWYG -entity <entity name>  
<value>  
set_instance_assignment -name PRESERVE_FANOUT_FREE_WYSIWYG -to <to> -entity  
<entity name> <value>
```

### Example

```
set_instance_assignment -name preserve_fanout_free_wysiwyg on -to wys
```

## PRESERVE\_REGISTER

Prevents a register from minimizing away during synthesis and prevents sequential netlist optimizations. Sequential netlist optimizations can eliminate redundant registers and registers with constant drivers.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name PRESERVE_REGISTER -entity <entity name> <value>
set_instance_assignment -name PRESERVE_REGISTER -to <to> -entity <entity name>
<value>
```

### Example

```
set_instance_assignment -name preserve_register on -to foo
```

## PRESERVE\_REGISTER\_SYN\_ONLY

Prevents a register from minimizing away during synthesis. This does not affect retiming or other optimizations in the fitter.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name PRESERVE_REGISTER_SYN_ONLY -entity <entity name>  
<value>  
set_instance_assignment -name PRESERVE_REGISTER_SYN_ONLY -to <to> -entity  
<entity name> <value>
```

### Example

```
set_instance_assignment -name preserve_register_syn_only on -to foo
```

## PRPOF\_ID

Specifies whether a register is a unique partial reconfiguration bitstream identifier. The same identifier value will be used to generate the partial reconfiguration bitstream.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name PRPOF_ID -entity <entity name> <value>
set_instance_assignment -name PRPOF_ID -to <to> -entity <entity name> <value>
set_global_assignment -name PRPOF_ID <value>
```

### Default Value

Off

### Example

```
set_instance_assignment -name prpof_id on -to reg
```

## QUICK\_ELAB\_TILE\_IP

Specifies that an entity is to be reported as a tile IP by the quick elaboration flow. The string value represents the tile type.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QUICK_ELAB_TILE_IP -entity <entity name> <value>  
set_instance_assignment -name QUICK_ELAB_TILE_IP -to <to> -entity <entity name>  
<value>
```

## QUICK\_ELAB\_TILE\_IP\_PROPERTY

Specifies the tile ip properties of a tile IP for quick elaboration flow. The string value is list of properties separated by colon. Example: prop1=value1:prop2=value2

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QUICK_ELAB_TILE_IP_PROPERTY -entity <entity name>
<value>
set_instance_assignment -name QUICK_ELAB_TILE_IP_PROPERTY -to <to> -entity
<entity name> <value>
```



## RAMSTYLE\_ATTRIBUTE

Sets the ramstyle attribute of a shift register, RAM, or ROM.

### Type

Enumeration

### Values

- M10K
- M144K
- M20K
- M4K
- M512
- M9K
- MEGARAM
- MLAB
- auto
- logic

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name RAMSTYLE_ATTRIBUTE -entity <entity name> <value>  
set_instance_assignment -name RAMSTYLE_ATTRIBUTE -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name ramstyle_attribute M512 -to foo
```

## RAMSTYLE\_ATTRIBUTE\_RDW

Ramstyle attributes to set read-during-write behavior

### Type

Enumeration

### Values

- Off
- mixed\_rw\_old
- no\_rw\_check

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name RAMSTYLE_ATTRIBUTE_RDW -entity <entity name> <value>
set_instance_assignment -name RAMSTYLE_ATTRIBUTE_RDW -to <to> -entity <entity
name> <value>
```

### Example

```
set_instance_assignment -name ramstyle_attribute_rdw no_rw_check
```

## RBCGEN\_CRITICAL\_WARNING\_TO\_ERROR

To convert Quartus Prime critical warning to error.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name RBCGEN_CRITICAL_WARNING_TO_ERROR <value>
```

### Default Value

On

## REMOVE\_DUPLICATE\_REGISTERS

Removes a register if it is identical to another register. If two registers generate the same logic, the second one will be deleted and the first one will be made to fan out to the second one's destinations. Also, if the deleted register has different logic option assignments, they will be ignored. This option is useful if you wish to prevent the Compiler from removing duplicate registers that you have used deliberately. You can do this by setting the option to Off. This option is ignored if it is applied to anything other than an individual register or a design entity containing registers.

### Old Name

DUPLICATE\_REGISTER\_EXTRACTION

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS <value>
set_global_assignment -name REMOVE_DUPLICATE_REGISTERS -entity <entity name>
<value>
set_instance_assignment -name REMOVE_DUPLICATE_REGISTERS -to <to> -entity
<entity name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name remove_duplicate_registers off
set_instance_assignment -name remove_duplicate_registers off -to foo
```

## REMOVE\_REDUNDANT\_LOGIC\_CELLS

Removes redundant LCELL primitives or WYSIWYG primitives. Turning this option on optimizes a circuit for area and speed. This option is ignored if it is applied to anything other than a design entity.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS -entity <entity name> <value>
set_instance_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS -to <to> -entity <entity name> <value>
set_global_assignment -name REMOVE_REDUNDANT_LOGIC_CELLS <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name remove_redundant_logic_cells on
set_instance_assignment -name remove_redundant_logic_cells on -to node
```

## REPORT\_CONSTRAINT\_PROPAGATION

Specifies whether constraints propagation report should be generated.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name REPORT_CONSTRAINT_PROPAGATION <value>
```

### Default Value

On

## REPORT\_ENTITY\_UTILIZATION\_TO\_ASCII\_PRO

Specifies whether panels of Resource Utilization by Entity for each partition should be printed to the ascii version of the synthesis report.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name REPORT_ENTITY_UTILIZATION_TO_ASCII_PRO <value>
```

### Default Value

On

## REPORT\_PARAMETER\_SETTINGS\_PRO

Specifies whether the synthesis report should include the panels in the Parameter Settings by Entity Instance folder

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name REPORT_PARAMETER_SETTINGS_PRO <value>
```

### Default Value

On



## REPORT\_PARAMETER\_SETTINGS\_TO\_ASCII\_PRO

Specifies whether the Parameter Settings by Entity Instance folder should be printed to the ascii version of the synthesis report.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name REPORT_PARAMETER_SETTINGS_TO_ASCII_PRO <value>
```

### Default Value

On

## REPORT\_PR\_INITIAL\_VALUES\_AS\_ERROR

Allows you to flag explicitly defined initial values found in PR partitions as Errors instead of Warnings.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name REPORT_PR_INITIAL_VALUES_AS_ERROR <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name REPORT_PR_INITIAL_VALUES_AS_ERROR ON
```

## REPORT\_SOURCE\_ASSIGNMENTS\_PRO

Specifies whether the synthesis report should include the panels in the Source Assignments folder

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name REPORT_SOURCE_ASSIGNMENTS_PRO <value>
```

### Default Value

On

## REPORT\_SOURCE\_ASSIGNMENTS\_TO\_ASCII\_PRO

Specifies whether the Source Assignments folder should be printed to the ascii version of the synthesis report.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name REPORT_SOURCE_ASSIGNMENTS_TO_ASCII_PRO <value>
```

### Default Value

On

## RESYNTHESIS\_OPTIMIZATION\_EFFORT

Specifies whether the resynthesis tool should focus on fmax or area during resynthesis.

### Type

Enumeration

### Values

- Low
- Normal

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name RESYNTHESIS_OPTIMIZATION_EFFORT -section_id <section identifier> <value>  
set_global_assignment -name RESYNTHESIS_OPTIMIZATION_EFFORT -entity <entity name> -section_id <section identifier> <value>
```

### Default Value

Normal, requires section identifier

## RESYNTHESIS\_PHYSICAL\_SYNTHESIS

Specifies the physical synthesis level for resynthesis.

### Type

Enumeration

### Values

- ADVANCED
- Normal

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name RESYNTHESIS_PHYSICAL_SYNTHESIS -section_id <section identifier> <value>
set_global_assignment -name RESYNTHESIS_PHYSICAL_SYNTHESIS -entity <entity name> -section_id <section identifier> <value>
```

### Default Value

Normal, requires section identifier

## RESYNTHESIS\_RETIMING

Specifies the paths on which retiming will be performed: all paths, register-to-register paths only, or none.

### Type

Enumeration

### Values

- CORE
- Full
- Off

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name RESYNTHESIS_RETIMING -section_id <section  
identifier> <value>  
set_global_assignment -name RESYNTHESIS_RETIMING -entity <entity name> -  
section_id <section identifier> <value>
```

### Default Value

FULL, requires section identifier

## RTL\_ANALYSIS\_DEBUG\_MODE

Allows you to set the RTL Analysis Debug Mode. When switched off, the sweep hints database is not generated and the instrumented and constrained checkpoints are not generated.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name RTL_ANALYSIS_DEBUG_MODE <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name RTL_ANALYSIS_DEBUG_MODE ON
```



## SAFE\_STATE\_MACHINE

Tells the compiler to implement state machines that can recover gracefully from an illegal state.

### Type

Enumeration

### Values

- Auto
- Never
- On

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name SAFE_STATE_MACHINE -entity <entity name> <value>  
set_instance_assignment -name SAFE_STATE_MACHINE -to <to> -entity <entity name>  
<value>  
set_global_assignment -name SAFE_STATE_MACHINE <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name safe_state_machine on  
set_instance_assignment -name safe_state_machine on -to foo
```

### See Also

State Machine Processing Extract Verilog State Machines Extract VHDL State Machines

## SASIC\_TIE\_OFF\_FILE

Can be used to overrule the default tieoff of unused input pins of top level IPs.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SASIC_TIE_OFF_FILE <value>
```

## SAVE\_DISK\_SPACE

Saves disk space by reducing the number of node names available for entering assignments, simulation, timing analysis, reporting, etc.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SAVE_DISK_SPACE <value>
```

### Default Value

On



## SEARCH\_PATH

Specifies the path name of a user-defined library.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SEARCH_PATH <value>
```

## SECONDARY\_TOP\_LEVEL\_ENTITY

Specifies the name of an entity that needs to be considered as top-level entity for analysis and elaboration but is not the main top-level entity.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECONDARY_TOP_LEVEL_ENTITY <value>
```

## SHIFT\_REGISTER\_DO\_NOT\_LEAVE\_REGISTER\_OUTSIDE

Instruct the Compiler to not leave register on input and output side when inferring/generating shift-register structure.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name SHIFT_REGISTER_DO_NOT_LEAVE_REGISTER_OUTSIDE <value>
set_global_assignment -name SHIFT_REGISTER_DO_NOT_LEAVE_REGISTER_OUTSIDE -entity
<entity name> <value>
set_instance_assignment -name SHIFT_REGISTER_DO_NOT_LEAVE_REGISTER_OUTSIDE -to
<to> -entity <entity name> <value>
```

### Example

```
set_global_assignment -name shift_register_do_not_leave_register_outside on
set_instance_assignment -name SHIFT_REGISTER_DO_NOT_LEAVE_REGISTER_OUTSIDE -to
sr* -entity shift_test ON
```

## SHIFT\_REGISTER\_RECOGNITION\_ACLR\_SIGNAL

Allows the Compiler to find a group of shift registers of the same length that can be replaced with the altshift\_taps megafunction. The shift registers must all use the same aclr signals, must not have any other secondary signals, and must have equally spaced taps that are at least three registers apart. To use this option, you must turn on the Auto Shift Register Replacement logic option.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL <value>
set_global_assignment -name SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL -entity
<entity name> <value>
set_instance_assignment -name SHIFT_REGISTER_RECOGNITION_ACLR_SIGNAL -to <to> -
entity <entity name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name shift_register_recognition_aclr_signal off
set_instance_assignment -name shift_register_recognition_aclr_signal off -to foo
```

## SHOW\_COLLAPSIBLE\_ROWS\_IN\_ASCII\_REPORT\_FOR\_WARNING\_SUMMARY\_REPORT

Allows you to control whether to show the collapsible rows in Ascii Report for Warning Summary Reports. The collapsible rows always show up in the Quartus GUI.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name
SHOW_COLLAPSIBLE_ROWS_IN_ASCII_REPORT_FOR_WARNING_SUMMARY_REPORT <value>
```

### Default Value

On



## SIZE\_OF\_IGNORED\_POWER\_UP\_REPORT

Allows you to specify the maximum number of registers with ignored power-up settings reported in synthesis report.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SIZE_OF_IGNORED_POWER_UP_REPORT <value>
```

### Default Value

500

### Example

```
set_global_assignment -name SIZE_OF_IGNORED_POWER_UP_REPORT 200
```

## SIZE\_OF\_LATCH\_REPORT

Allows you to specify the maximum number of latches that the Synthesis Report should display.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SIZE_OF_LATCH_REPORT <value>
```

### Default Value

100

### Example

```
set_global_assignment -name SIZE_OF_LATCH_REPORT 200
```

## SIZE\_OF\_PR\_INITIAL\_CONDITIONS\_REPORT

Allows you to specify the maximum number of registers that the PR Initial Conditions Report should display.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SIZE_OF_PR_INITIAL_CONDITIONS_REPORT <value>
```

### Default Value

100

### Example

```
set_global_assignment -name SIZE_OF_PR_INITIAL_CONDITIONS_REPORT 200
```

## SMART\_COMPILE\_IGNORES\_TDC\_FOR\_STRATIX\_PLL\_CHANGES

Allows the Compiler to skip the fitting stage during smart recompilation when design changes may affect timing requirements. This option is available only for changes to Cyclone, Stratix, and Stratix GX PLL parameters, and Stratix GX gigabit transceiver block (GXB) parameters.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SMART_COMPILE_IGNORES_TDC_FOR_STRATIX_PLL_CHANGES
<value>
```

### Default Value

Off

## STATE\_MACHINE\_PROCESSING

Specifies the processing style used to compile a state machine. You can use your own 'User-Encoded' style, or select 'One-Hot', 'Minimal Bits', 'Gray', 'Johnson', 'Sequential' or 'Auto' (Compiler-selected) encoding.

### Type

Enumeration

### Values

- Auto
- Gray
- Johnson
- Minimal Bits
- One-Hot
- Sequential
- User-Encoded

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name STATE_MACHINE_PROCESSING -entity <entity name>  
<value>  
set_instance_assignment -name STATE_MACHINE_PROCESSING -to <to> -entity <entity  
name> <value>  
set_global_assignment -name STATE_MACHINE_PROCESSING <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name state_machine_processing "one-hot"  
set_instance_assignment -name state_machine_processing "one-hot" -to foo
```

### See Also

Extract Verilog State Machines Extract VHDL State Machines

## STRICT\_RAM\_RECOGNITION

When this option is ON, the Compiler is only allowed to replace RAM if the hardware matches the design exactly.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name STRICT_RAM_RECOGNITION <value>
set_global_assignment -name STRICT_RAM_RECOGNITION -entity <entity name> <value>
set_instance_assignment -name STRICT_RAM_RECOGNITION -to <to> -entity <entity name> <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name strict_ram_recognition on
set_global_assignment -name strict_ram_recognition on -to foo
```

## SYNCHRONIZATION\_REGISTER\_CHAIN\_LENGTH

This setting specifies the maximum number of registers in a row to be considered as a synchronization chain. Synchronization chains are sequences of registers with the same clock, no fanout in between, such that the first register is fed by a pin, or by logic in another clock domain. These registers will be considered for metastability analysis (available for some families), and are also protected from optimizations such as retiming. When gate-level retiming is turned on, these registers will not be moved. The default length is device-specific.

### Old Name

ADV\_NETLIST\_OPT\_METASTABLE\_REGS

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH <value>
set_global_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH -entity
<entity name> <value>
set_instance_assignment -name SYNCHRONIZATION_REGISTER_CHAIN_LENGTH -to <to> -
entity <entity name> <value>
```

## SYNTHESIS\_AVAILABLE\_RESOURCE\_MULTIPLIER

Specify a global resource multiplier for synthesis. Applies to RAM, DSP, and LUT resources.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SYNTHESIS_AVAILABLE_RESOURCE_MULTIPLIER <value>
```

### Default Value

1

### Example

```
set_global_assignment -name synthesis_available_resource_multiplier 2
```



## SYNTHESIS\_EFFORT

Controls the synthesis trade-off between compilation speed and performance and area. The default is 'Auto'. You can select 'Fast' for faster compilation speed at the cost of performance and area.

### Type

Enumeration

### Values

- Auto
- Fast

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SYNTHESIS_EFFORT <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name synthesis_effort fast
```

## SYNTHESIS\_KEEP\_SYNCH\_CLEAR\_PRESET\_BEHAVIOR\_IN\_UNMAPPER

When this option is set to On, synthesis will keep the synchronous clear/preset behavior when remap I/O wysiwyg primitives (from other device families) using DDIO INPUT feature to the targeted device family.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name
SYNTHESIS_KEEP_SYNCH_CLEAR_PRESET_BEHAVIOR_IN_UNMAPPER -entity <entity name>
<value>
set_instance_assignment -name
SYNTHESIS_KEEP_SYNCH_CLEAR_PRESET_BEHAVIOR_IN_UNMAPPER -to <to> -entity <entity
name> <value>
set_global_assignment -name
SYNTHESIS_KEEP_SYNCH_CLEAR_PRESET_BEHAVIOR_IN_UNMAPPER <value>
```

### Example

```
set_global_assignment -name
synthesis_keep_synch_clear_preset_behavior_in_unmapper on
set_instance_assignment -name
synthesis_keep_synch_clear_preset_behavior_in_unmapper on -to foo
```

## SYNTHESIS\_S10\_MIGRATION\_CHECKS

Option to enable/disable Arria 10 to Stratix 10 Synthesis Migration Checks.

### Type

Boolean

### Device Support

- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SYNTHESIS_S10_MIGRATION_CHECKS <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name SYNTHESIS_S10_MIGRATION_CHECKS on
```

## SYNTH\_CLOCK\_MUX\_PROTECTION

Causes the multiplexers in the clock network to be decomposed to 2to1 multiplexer trees, and protected from being merged with, or transferred to, other logic. This option helps the Timing Analyzer to understand clock behavior.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SYNTH_CLOCK_MUX_PROTECTION <value>
```

### Default Value

On

### Example

```
set_global_assignment -name synth_clock_mux_protection off
```

## SYNTH\_CONSTRAINT\_OPTIMIZATION\_PRECEDENCE

Sets the precedence order for synthesis when balancing optimization against constraints.

### Type

Enumeration

### Values

- Prioritize Constraint Protection
- Prioritize Optimization

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name SYNTH_CONSTRAINT_OPTIMIZATION_PRECEDENCE -entity  
<entity name> <value>  
set_instance_assignment -name SYNTH_CONSTRAINT_OPTIMIZATION_PRECEDENCE -to <to> -  
entity <entity name> <value>  
set_global_assignment -name SYNTH_CONSTRAINT_OPTIMIZATION_PRECEDENCE <value>
```

### Default Value

Prioritize Optimization

### Example

```
set_global_assignment -name synth_constraint_optimization_precedence  
prioritize_optimizations  
set_instance_assignment -name synth_constraint_optimization_precedence  
prioritize_constraints -to mult0
```

## SYNTH\_GATED\_CLOCK\_CONVERSION

Automatically converts gated clocks in the design to use clock enable pins if clock enable pins are not used in the original design. Clock gating logic can contain AND, OR, MUX, and NOT gates, as well as latch or FF-based synchronizers. Turning on this option may increase memory use and overall run time. You must additionally use the Gated Clock Conversion Base Clock assignment to specify which base clocks to do gated clock conversion on.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION -entity <entity name>
<value>
set_instance_assignment -name SYNTH_GATED_CLOCK_CONVERSION -to <to> -entity
<entity name> <value>
set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name synth_gated_clock_conversion on
set_instance_assignment -name synth_gated_clock_conversion on -to foo
```

## SYNTH\_GATED\_CLOCK\_CONVERSION\_BASE\_CLOCK

Identifies the signal as a base clock during gated clock conversion. Only has an impact if SYNTH\_GATED\_CLOCK\_CONVERSION is also enabled.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name SYNTH_GATED_CLOCK_CONVERSION_BASE_CLOCK -entity  
<entity name> <value>  
set_instance_assignment -name SYNTH_GATED_CLOCK_CONVERSION_BASE_CLOCK -to <to> -  
entity <entity name> <value>
```

### Example

```
set_instance_assignment -name synth_gated_clock_conversion_base_clock on -to foo
```

### See Also

Auto Gated Clock Conversion

## SYNTH\_MESSAGE\_LEVEL

Specifies the type of Analysis & Synthesis messages you want to view. Setting this option to 'Low' allows you to view only the most important Analysis & Synthesis messages. Setting this option to 'Medium' allows you to view most Analysis & Synthesis messages, but hides the detailed messages in Analysis & Synthesis report. Setting this option to 'High' allows you to view all Analysis & Synthesis messages.

### Type

Enumeration

### Values

- High
- Low
- Medium

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SYNTH_MESSAGE_LEVEL <value>
```

### Default Value

Medium



## SYNTH\_PROTECT\_SDC\_CONSTRAINT

Causes SDC constraint checking in register merging. It helps to maintain the validity of SDC constraints through compilation.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SYNTH_PROTECT_SDC_CONSTRAINT <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name synth_protect_sdc_constraint on
```

## SYNTH\_RESOURCE\_AWARE\_INFERENCE\_FOR\_BLOCK\_RAM

Specifies whether RAM, ROM, and shift-register inference should take the design and device resources into account.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name SYNTH_RESOURCE_AWARE_INFERENCE_FOR_BLOCK_RAM <value>
```

### Example

```
set_global_assignment -name synth_resource_aware_inference_for_block_ram on
```

## SYNTH\_TIMING\_DRIVEN\_SYNTHESIS

Allows synthesis to use timing information during synthesis to better optimize the design.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS <value>
set_global_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -entity <entity name>
<value>
set_instance_assignment -name SYNTH_TIMING_DRIVEN_SYNTHESIS -to <to> -entity
<entity name> <value>
```

### Example

```
set_global_assignment -name synth_timing_driven_synthesis on
```

## TOP\_LEVEL\_ENTITY

Specifies the name of the entity that is the focus of the current compilation or simulation.

### Old Name

FOCUS\_ENTITY\_NAME

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name TOP_LEVEL_ENTITY <value>
```

## TRACK\_CONNECTED\_INSTANCE\_PORTS

Allows you to track the instance ports connected to the physical pins.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name TRACK_CONNECTED_INSTANCE_PORTS -to <to> <value>
```

### Example

```
set_instance_assignment -name TRACK_CONNECTED_INSTANCE_PORTS  
hpath1,hpath2,hpath3 -to clk
```



## UNCONNECTED\_OUTPUT\_PORT\_MESSAGE\_LEVEL

Tells the compiler whether to show a warning, and error or no message at all when an output port in a module does not have a driver.

### Type

Enumeration

### Values

- Error
- Error No Usage Check
- Off
- Warning
- Warning No Usage Check

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL <value>
set_global_assignment -name UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL -entity
<entity name> <value>
set_instance_assignment -name UNCONNECTED_OUTPUT_PORT_MESSAGE_LEVEL -to <to> -
entity <entity name> <value>
```

### Default Value

Warning

### Example

```
set_global_assignment -name unconnected_output_port_message_level warning
set_instance_assignment -name unconnected_output_port_message_level error -to
accel
```

## USER\_LIBRARIES

Specifies the pathnames of user-defined libraries.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name USER_LIBRARIES <value>
```

## USE\_AS\_EIO\_GPIO

Infer an EIO buffer for the specified pin.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_instance_assignment -name USE_AS_EIO_GPIO -to <to> -entity <entity name>
<value>
```

### Example

```
set_instance_assignment -name USE_AS_EIO_GPIO ON -to pin
```



## USE\_COMPRESSOR\_IMPLEMENTATION

Allows you to control when the compiler will select mixed-compressor versus native adder implementations.

### Type

Enumeration

### Values

- Always
- Auto
- Never

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name USE_COMPRESSOR_IMPLEMENTATION <value>  
set_instance_assignment -name USE_COMPRESSOR_IMPLEMENTATION -to <to> -entity  
<entity name> <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name use_compressor_implementation never  
set_instance_assignment -name use_compressor_implementation always -to "inst0|  
add_3"
```

## USE\_GENERATED\_PHYSICAL\_CONSTRAINTS

Specifies the physical constraints file generated by the resynthesis tool to be used by the Quartus Prime software

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS -section_id
<section identifier> <value>
set_global_assignment -name USE_GENERATED_PHYSICAL_CONSTRAINTS -entity <entity
name> -section_id <section identifier> <value>
```

### Default Value

On, requires section identifier

## VERILOG\_ALLOW\_RAM\_INFERRED\_IN\_GENERATE\_LOOP

Allows the Compiler to infer RAMs in generate-for loops from Verilog Design Files. If this option is set to OFF, the Compiler defines RAMs in generate-for loops as regular logic.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name VERILOG_ALLOW_RAM_INFERRED_IN_GENERATE_LOOP <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name verilog_allow_ram_inferred_in_generate_loop on
```

## VERILOG\_CONSTANT\_LOOP\_LIMIT

Defines the iteration limit for Verilog loops with loop conditions that evaluate to compile-time constants on each loop iteration. This limit exists primarily to identify potential infinite loops before they exhaust memory or trap the software in an actual infinite loop.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT <value>
set_global_assignment -name VERILOG_CONSTANT_LOOP_LIMIT -entity <entity name>
<value>
set_instance_assignment -name VERILOG_CONSTANT_LOOP_LIMIT -to <to> -entity
<entity name> <value>
```

### Default Value

5000

### Example

```
set_global_assignment -name verilog_constant_loop_limit 3000
```

## VERILOG\_INPUT\_VERSION

Specifies the language dialect to use when processing Verilog Design Files: Verilog-1995 (IEEE Std. 1364-1995), Verilog-2001 (IEEE Std. 1364-2001), SystemVerilog-2005 (IEEE Std. 1800-2005), or SystemVerilog-2009 (IEEE Std. 1800-2009). Verilog 2001 is the default dialect.

### Type

Enumeration

### Values

- SystemVerilog\_2005
- SystemVerilog\_2009
- SystemVerilog\_2012
- Verilog\_1995
- Verilog\_2001

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name VERILOG_INPUT_VERSION <value>
```

### Default Value

Verilog\_2001

## VERILOG\_LMF\_FILE

Specifies the default Library Mapping File (.lmf) for the current compilation.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name VERILOG_LMF_FILE <value>
```

## VERILOG\_MACRO

Defines Verilog HDL macro - same as `define directive

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VERILOG_MACRO <value>
```

## VERILOG\_NON\_CONSTANT\_LOOP\_LIMIT

Defines the iteration limit for Verilog loops with loop conditions that do not evaluate to compile-time constants on each loop iteration. This limit exists primarily to identify potential infinite loops before they exhaust memory or trap the software in an actual infinite loop.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name VERILOG_NON_CONSTANT_LOOP_LIMIT <value>
set_global_assignment -name VERILOG_NON_CONSTANT_LOOP_LIMIT -entity <entity
name> <value>
set_instance_assignment -name VERILOG_NON_CONSTANT_LOOP_LIMIT -to <to> -entity
<entity name> <value>
```

### Default Value

250

### Example

```
set_global_assignment -name verilog_non_constant_loop_limit 3000
```



## VERILOG\_SHOW\_LMF\_MAPPING\_MESSAGES

Determines whether to display messages describing the mappings used in the Library Mapping File.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name VERILOG_SHOW_LMF_MAPPING_MESSAGES <value>
```

## VHDL\_COND\_ANALYSIS\_USER\_DEFINES\_FILE

Specifies the plain-text file (.ini) containing VHDL conditional analysis variable definitions for the current compilation.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name VHDL_COND_ANALYSIS_USER_DEFINES_FILE <value>
```

### Example

```
set_global_assignment -name VHDL_COND_ANALYSIS_USER_DEFINES_FILE path/to/file
```

## VHDL\_INPUT\_LIBRARY

Specifies the logical name of a user-defined VHDL design library : physical name.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name VHDL_INPUT_LIBRARY -to <to> <value>
```

## VHDL\_INPUT\_VERSION

Specifies the language dialect to use when processing VHDL Design Files: VHDL-1987 (IEEE Std 1076-1987), VHDL-1993 (IEEE Std 1076-1993), VHDL-2008 (IEEE Std 1076-2008), or VHDL-2019 (IEEE Std 1076-2019). VHDL-1993 is the default dialect.

### Type

Enumeration

### Values

- VHDL\_1987
- VHDL\_1993
- VHDL\_2008
- VHDL\_2019

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name VHDL_INPUT_VERSION <value>
```

### Default Value

VHDL\_1993

## VHDL\_LMF\_FILE

Specifies the default Library Mapping File (.lmf) for the current compilation.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name VHDL_LMF_FILE <value>
```

## VHDL\_SHOW\_LMF\_MAPPING\_MESSAGES

Determines whether to display messages describing the mappings used in the Library Mapping File.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name VHDL_SHOW_LMF_MAPPING_MESSAGES <value>
```

## WAIVE\_GATED\_CLOCK\_SYNCHRONIZER\_CHECK

Waives the synchronizer check for a gated clock, allowing a gated clock to be converted without a synchronizer on the enable signal of the clock gate.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name WAIVE_GATED_CLOCK_SYNCHRONIZER_CHECK <value>  
set_instance_assignment -name WAIVE_GATED_CLOCK_SYNCHRONIZER_CHECK -to <to> -  
entity <entity name> <value>
```

### Default Value

On

## Assembler Assignments

### ANTI\_TAMPER\_RESPONSE

Device Cleaning clears configuration information from the FPGA, HPS caches, and on-chip RAM. Device Cleaning and Zeroization also clears the AES key stored in BBRAM and zeros out memory. Device Cleaning, Zeroization, BBRAM key cleaning disables all security features and Clears BBRAM registers and the BBRAM key. Disabled does not respond to tampering events. Kill eFuse permanently disables the FPGA. Refer to the Stratix 10 Device Security User Guide more detailed information about these choices.

#### Type

Enumeration

#### Values

- DISABLED
- Notification Device Wipe Device Lock Zeroization and BBRAM Key Zeroization
- Notification Device Wipe Device Lock and Zeroization
- Notification Device Wipe and Device Lock
- Notification only

#### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

#### Notes

This assignment is included in the Fitter report.

#### Syntax

```
set_global_assignment -name ANTI_TAMPER_RESPONSE <value>
```

#### Default Value

DISABLED



## ATTESTATION\_ALT\_NAME\_MANUFACTURER

The field for alternative name of manufacturer.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ATTESTATION_ALT_NAME_MANUFACTURER <value>
```

## ATTESTATION\_ALT\_NAME\_PRODUCT

The field for alternative name of product.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ATTESTATION_ALT_NAME_PRODUCT <value>
```

## ATTESTATION\_CRL\_DISTRIBUTION\_POINT

The field for Certificate Revocation List(CRL) distribution point.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ATTESTATION_CRL_DISTRIBUTION_POINT <value>
```

## ATTESTATION\_MODEL\_INFO

The field for model information.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ATTESTATION_MODEL_INFO <value>
```

## ATTESTATION\_RIM\_URI\_PREFIX

The field for Reference Integrity Manifests(RIM) uri prefix.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ATTESTATION_RIM_URI_PREFIX <value>
```

## ATTESTATION\_RIM\_URI\_SUFFIX

The field for Reference Integrity Manifests(RIM) uri suffix.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ATTESTATION_RIM_URI_SUFFIX <value>
```

## ATTESTATION\_VENDOR\_INFO

The field for vendor information.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ATTESTATION_VENDOR_INFO <value>
```

## AUTO\_RESTART\_CONFIGURATION

Directs the device to restart the configuration process automatically if a data error is encountered. If this option is turned off, you must externally direct the device to restart the configuration process if an error occurs.

### Old Name

Auto restart on configuration error

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name AUTO_RESTART_CONFIGURATION <value>
```

### Default Value

On



## CLOCK\_SOURCE

Specifies whether the configuration device generates an internal clock or applies an external clock.

### Type

Enumeration

### Values

- External
- Internal

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name CLOCK_SOURCE <value>
```

### Default Value

Internal

## COMPRESSION\_MODE

Allows you to compress SRAM Object Files (.sof) stored in a Programmer Object File (.pof) for a configuration device.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name COMPRESSION_MODE <value>
```

### Default Value

Off

## CONFIGURATION\_CLOCK\_DIVISOR

Specifies the clock frequency divisor, which is used to determine the period of the system clock.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name CONFIGURATION_CLOCK_DIVISOR <value>
```

### Default Value

1

## CONFIGURATION\_CLOCK\_FREQUENCY

Specifies the clock frequency of the configuration device.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name CONFIGURATION_CLOCK_FREQUENCY <value>
```

### Default Value

10 MHz

## CONVERT\_PROGRAMMING\_FILES\_COMMANDS

Command arguments to use in the programming file generation. It can supports multi-lines of command arguments and allows loading of text (.txt) script file by selecting the 'Import Script...' button. Upon confirming command arguments, 'pfg\_commands.txt' that summarises the command arguments will be generated for use in the programming file generation.

### Type

File name

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name CONVERT_PROGRAMMING_FILES_COMMANDS <value>
```

## DISABLE\_VID

This option is for debug purpose only. When this option is enabled, the device operating voltage MUST be set to 0.8V. VID will be disabled, device performance and functionality are NOT guaranteed.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DISABLE_VID <value>
```

### Default Value

Off

## ENABLE\_ADV\_SEU\_DETECTION

Allows you to enable the Advanced SEU Detection compiler to generate design SEU sensitivity map file. If this option is turned on, the SMH file will be generated.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_ADV_SEU_DETECTION <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_ADV_SEU_DETECTION ON
```

### See Also

PARTITION\_ASD\_REGION\_ID

## ENABLE\_AUTONOMOUS\_PCIE\_HIP

Directs the device to release the PCIe HIP after the periphery is configured and before core configuration is completed. This option doesn't take effect in CvP Init mode since the periphery automatically comes up first, all other modes bring the PCIe HIP up first when this option is selected.

### Old Name

Auto restart on configuration error

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_AUTONOMOUS_PCIE_HIP <value>
```

### Default Value

Off



## ENABLE\_CRAM\_INTEGRITY\_CHECK

Select this option to enable CRAM integrity check. Enabling this will make bitstream generation comparatively slower

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_CRAM_INTEGRITY_CHECK <value>
```

### Default Value

Off

## ENABLE\_EXTERNAL\_SCRUBBING

When this option is enabled, Assembler provides hashes of CRAM content for all sectors within the SOF option.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_EXTERNAL_SCRUBBING <value>
```

### Default Value

Off

## ENABLE\_EXTERNAL\_VOLTAGE\_REFERENCE

When enabled, it improves the VADC accuracy as compared to internal voltage reference, which is important for voltage rail monitoring.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_EXTERNAL_VOLTAGE_REFERENCE <value>
```

### Default Value

Off

## ENABLE\_FPGA\_TAMPER\_DEVICE\_SELF\_KILL

Enable the device self-kill on FPGA tamper events.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_FPGA_TAMPER_DEVICE_SELF_KILL <value>
```

### Default Value

Off

## ENABLE\_FREQUENCY\_TAMPER\_DETECTION

Enable frequency tamper detection

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_FREQUENCY_TAMPER_DETECTION <value>
```

### Default Value

Off

## ENABLE\_FREQUENCY\_TAMPER\_DEVICE\_SELF\_KILL

Enable the device self-kill on frequency tamper events.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_FREQUENCY_TAMPER_DEVICE_SELF_KILL <value>
```

### Default Value

Off

## ENABLE\_MULTI\_AUTHORITY

Enable multiple owner authentication authorities.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_MULTI_AUTHORITY <value>
```

### Default Value

Off

## ENABLE\_OCT\_DONE

This option controls whether the INIT\_DONE signal will be gated by OCT\_DONE signal which indicates the Power-Up OCT calibration is completed. If this option is turned off, the INIT\_DONE signal is not gated by the OCT\_DONE signal.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_OCT_DONE <value>
```

### Default Value

Off



## ENABLE\_OWNERSHIP\_TRANSFER

Select this option to generate ownership transfer Bitstream.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_OWNERSHIP_TRANSFER <value>
```

### Default Value

Off

## ENABLE\_PARTIAL\_RECONFIGURATION\_BITSTREAM\_ENCRYPTION

Enable partial reconfiguration bitstream encryption.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_PARTIAL_RECONFIGURATION_BITSTREAM_ENCRYPTION
<value>
set_instance_assignment -name
ENABLE_PARTIAL_RECONFIGURATION_BITSTREAM_ENCRYPTION -to <to> <value>
```

### Default Value

Off

## ENABLE\_PMF\_DIAGNOSTIC

The Diagnostic Boot feature performs additional checks of the Voltage Regulator's configuration and operation. This feature adds to configuration time and should only be enabled during board bring-up operations.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_PMF_DIAGNOSTIC <value>
```

### Default Value

Off

## ENABLE\_PR\_POF\_ID

Enable PR POF ID for bitstream compatibility check.

### Type

Boolean

### Device Support

- Stratix 10

### Notes

### Syntax

```
set_global_assignment -name ENABLE_PR_POF_ID <value>
set_instance_assignment -name ENABLE_PR_POF_ID -to <to> <value>
```

### Default Value

On

## ENABLE\_S10\_ATTESTATION\_COMMANDS

Enable the use of Stratix 10 attestation commands

### Type

Boolean

### Device Support

- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_S10_ATTESTATION_COMMANDS <value>
```

### Default Value

Off

## ENABLE\_SPDM\_SECURE\_MESSAGE\_ROUTING

Select this option to enable SPDM Secured Message Routing over FPGA.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_SPDM_SECURE_MESSAGE_ROUTING <value>
```

### Default Value

Off

## ENABLE\_STATUS\_BYTE

When this option is enabled, the device queries the voltage regulator status via STATUS WORD command. If any errors are found, the SEU\_ERROR pin is asserted. Full error details are provided in the error message queue (EMQ). For instructions on retrieving the EMQ, refer to the SEU Mitigation User Guide for your device.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_STATUS_BYTE <value>
```

### Default Value

On

## ENABLE\_TEMPERATURE\_TAMPER\_DETECTION

Enable temperature tamper detection

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_TEMPERATURE_TAMPER_DETECTION <value>
```

### Default Value

Off



## ENABLE\_TEMPERATURE\_TAMPER\_DEVICE\_SELF\_KILL

Enable the device self-kill on temperature tamper events.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_TEMPERATURE_TAMPER_DEVICE_SELF_KILL <value>
```

### Default Value

Off

## ENABLE\_VCCL\_HPS\_VOLTAGE\_TAMPER\_DETECTION

When enabled, triggers an anti-tamper response when the VCCL\_HPS voltage differs by more than the Voltage tamper detection trigger percentage you specify.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_VCCL_HPS_VOLTAGE_TAMPER_DETECTION <value>
```

### Default Value

Off

## ENABLE\_VCCL\_SDM\_VOLTAGE\_TAMPER\_DETECTION

When enabled, triggers an anti-tamper response when the VCCL\_SDM voltage differs by more than the Voltage tamper detection trigger percentage you specify.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_VCCL_SDM_VOLTAGE_TAMPER_DETECTION <value>
```

### Default Value

Off

## ENABLE\_VCCL\_VOLTAGE\_TAMPER\_DETECTION

When enabled, triggers an anti-tamper response when the VCCL voltage differs by more than the Voltage tamper detection trigger percentage you specify.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_VCCL_VOLTAGE_TAMPER_DETECTION <value>
```

### Default Value

Off

## ENABLE\_VOLTAGE\_TAMPER\_DETECTION

Enable voltage tamper detection

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_VOLTAGE_TAMPER_DETECTION <value>
```

### Default Value

Off

## ENABLE\_VOLTAGE\_TAMPER\_DEVICE\_SELF\_KILL

Enable the device self-kill on voltage tamper events.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_VOLTAGE_TAMPER_DEVICE_SELF_KILL <value>
```

### Default Value

Off

## ENCRYPT\_PROGRAMMING\_BITSTREAM

Enable configuration bitstream encryption.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENCRYPT_PROGRAMMING_BITSTREAM <value>  
set_instance_assignment -name ENCRYPT_PROGRAMMING_BITSTREAM -to <to> <value>
```

### Default Value

Off

## EPROM\_USE\_CHECKSUM\_AS\_USERCODE

Uses the checksum value from the Programmer Object File (.pof) as the JTAG user code.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EPROM_USE_CHECKSUM_AS_USERCODE <value>
```

### Default Value

Off



## FIPS\_MODE

Enable or disable the debug interfaces (HPS debug and FPGA/Fabric debug) and select the associated level of user keys (AES, SDOS, or Crypto Services). Select Level2 for disabling or other values for enabling.

### Type

Enumeration

### Values

- Level1
- Level2
- Non\_FIPS

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

None

### Syntax

```
set_global_assignment -name FIPS_MODE <value>
```

### Default Value

Non\_FIPS

## FREQUENCY\_TAMPER\_DETECTION\_RANGE

Specifies the maximum percentage frequency difference allowed between the OSC\_CLK\_1 input clock and the internal oscillator. Percentage differences larger than the value you specify trigger an anti-tamper response when you have enabled a response.

### Type

Enumeration

### Values

- 35
- 40
- 45
- 50

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name FREQUENCY_TAMPER_DETECTION_RANGE <value>
```

### Default Value

35

## GENERATE\_COMPRESSED\_SOF

Allows you to enable the SOF compression and generate compressed SOF file

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name GENERATE_COMPRESSED_SOF <value>
```

### Default Value

On

### Example

```
set_global_assignment -name GENERATE_COMPRESSED_SOF ON
```

## GENERATE\_HEX\_FILE

Generates a Hexadecimal (Intel-format) Output File (.hexout) containing configuration data that can be programmed into a parallel data source, such as an EPROM or a mass storage device, which then in turn configures the target device.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_HEX_FILE <value>
```

### Default Value

Off

## GENERATE\_PMSF\_FILES

Generates a Partial-Masked SOF file (.pmsf) containing both configuration data and region definitions that can be used to re-configure a device region. If this option is turned on, the Partial-Masked SOF files (.pmsf) will be generated instead of Mask Settings files (.msf).

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Syntax

```
set_global_assignment -name GENERATE_PMSF_FILES <value>
```

### Default Value

On

### Example

```
set_global_assignment -name GENERATE_PMSF_FILES ON
```

### See Also

GENERATE\_PMSF\_FILES

## GENERATE\_PROGRAMMING\_FILES

Enable the programming files generation. For Arria 10 and Cyclone 10 GX family, Convert Programming Files (CPF) tool will be used in the programming file generation. For other families, Programming File Generator (PFG) tool will be used in the programming file generation.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name GENERATE_PROGRAMMING_FILES <value>
```

### Default Value

Off

## GENERATE\_PR\_RBF\_FILE

Generates a Partial Reconfiguration Raw Binary File (.rbf) containing configuration data that an intelligent external controller can use to reconfigure the portion of target device.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name GENERATE_PR_RBF_FILE <value>
```

## GENERATE\_RBF\_FILE

Generates a Raw Binary File (.rbf) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_RBF_FILE <value>
```

### Default Value

Off



## GENERATE\_TTF\_FILE

Generates a Tabular Text File (.tff) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_TTF_FILE <value>
```

### Default Value

Off

## HEXOUT\_FILE\_COUNT\_DIRECTION

Specifies the count direction for the data in a Hexadecimal (Intel-Format) Output File (.hexout) as up or down.

### Old Name

HEX\_FILE\_COUNT\_UP\_DOWN

### Type

Enumeration

### Values

- Down
- Up

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name HEXOUT_FILE_COUNT_DIRECTION <value>
```

### Default Value

Up

## HEXOUT\_FILE\_START\_ADDRESS

Specifies the starting memory address for a Hexadecimal (Intel-Format) Output File (.hexout).

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name HEXOUT_FILE_START_ADDRESS <value>
```

### Default Value

0

## HPS\_DAP\_NO\_CERTIFICATE

Allow HPS debug without certificate.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HPS_DAP_NO_CERTIFICATE <value>
set_instance_assignment -name HPS_DAP_NO_CERTIFICATE -to <to> <value>
```

### Default Value

Off

## HPS\_DAP\_SPLIT\_MODE

Enables the HPS debug access port (DAP) pins. When HPS JTAG pins are selected, these HPS JTAG pins are shared with other HPS uses and with user logic.

### Type

Enumeration

### Values

- Disabled
- HPS Pins
- SDM Pins

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HPS_DAP_SPLIT_MODE <value>
```

### Default Value

Disabled

## HPS\_INITIALIZATION

Selects the order in which the Hard Processor System (HPS) and the FPGA are configured.

### Type

Enumeration

### Values

- After INIT\_DONE
- HPS First
- When requested by FPGA

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HPS_INITIALIZATION <value>
```

## HPS\_RETAIN\_DDR\_CONTENT

Determine the condition for the DDR content be retained.

### Type

Boolean

### Device Support

- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HPS_RETAIN_DDR_CONTENT <value>
```

### Default Value

Off

## LOW\_VOLTAGE\_MODE

Enable low voltage mode.

### Type

Boolean

### Device Support

- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name LOW_VOLTAGE_MODE <value>
```

### Default Value

Off



## NUMBER\_OF\_SLAVE\_DEVICE

Specifies 7 bit Hexadecimal value without leading prefix 0x for address, for instance 7F, for device address assignment when in PMBus Slave mode. It must be non-zero address.

### Type

Enumeration

### Values

- 1
- 2
- 3
- 4
- 5
- 6
- 7
- ALL

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

None

### Syntax

```
set_global_assignment -name NUMBER_OF_SLAVE_DEVICE <value>
```

### Default Value

1

## ON\_CHIP\_BITSTREAM\_DECOMPRESSION

Allows the device to accept and decompress bitstreams during configuration. Produces compressed bitstreams and enables bitstream decompression.

### Type

Boolean

### Device Support

- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ON_CHIP_BITSTREAM_DECOMPRESSION <value>
```

### Default Value

On

## PROGRAMMING\_BITSTREAM\_ENCRYPTION\_CNOC\_SCRAMBLING

Limits potential side-channel exposure when you store the AES key in eFuses.

### Type

Boolean

### Device Support

- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PROGRAMMING_BITSTREAM_ENCRYPTION_CNOC_SCRAMBLING  
<value>  
set_instance_assignment -name PROGRAMMING_BITSTREAM_ENCRYPTION_CNOC_SCRAMBLING -  
to <to> <value>
```

### Default Value

Off

## PROGRAMMING\_BITSTREAM\_ENCRYPTION\_KEY\_SELECT

Configuration bitstream encryption key storage location.

### Type

Enumeration

### Values

- Battery Backup RAM
- Quad SPI Intrinsic ID PUF-wrapped
- Quad SPI UDS Intrinsic ID PUF-wrapped
- Quad SPI flash
- eFuses

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PROGRAMMING_BITSTREAM_ENCRYPTION_KEY_SELECT <value>
set_instance_assignment -name PROGRAMMING_BITSTREAM_ENCRYPTION_KEY_SELECT -to
<to> <value>
```

## PROGRAMMING\_BITSTREAM\_ENCRYPTION\_UPDATE\_RATIO

Configuration bitstream encryption update ratio. Inserts new keys to limit the amount of data encrypted by a given key to the specified ratio.

### Type

Integer

### Device Support

- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PROGRAMMING_BITSTREAM_ENCRYPTION_UPDATE_RATIO <value>  
set_instance_assignment -name PROGRAMMING_BITSTREAM_ENCRYPTION_UPDATE_RATIO -to  
<to> <value>
```

### Default Value

0

## PR\_BASE\_MSF

Specify block name and path of base revision MSF file for mask comparison in a PR project.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PR_BASE_MSF <value>
```

## PR\_BASE\_SOF

Specify path of base revision SOF file for bit settings comparison in a PR project.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PR_BASE_SOF <value>
```

## PR\_SKIP\_BASE\_CHECK

Disable mask comparison and logic verification for a reconfigurable partition in a PR project.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PR_SKIP_BASE_CHECK <value>
```



## PWRMGT\_ADV\_CLOCK\_DATA\_FALL\_TIME

Specify fall time of clock and data signals in nanoseconds. Integer value between 0 and 65535. The relevant SMBus requirement is *tf* as detailed in the SMBus AC Specifications. This is for PMBus Master mode.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_ADV_CLOCK_DATA_FALL_TIME <value>
```

### Default Value

0

## PWRMGT\_ADV\_CLOCK\_DATA\_RISE\_TIME

Specify rise time of clock and data signals in nanoseconds. Integer value between 0 and 65535. The relevant SMBus requirement is *tf* as detailed in the SMBus AC Specifications. This is for PMBus Master mode.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_ADV_CLOCK_DATA_RISE_TIME <value>
```

### Default Value

0

## PWRMGT\_ADV\_DATA\_HOLD\_TIME

Specify data hold time in nanoseconds. Integer value between 0 and 65535. This parameter is used to control the hold time of SDA during transmit in both PMBus Master and PMBus Slave mode. The relevant SMBus requirement is tHD:DAT as detailed in the SMBus AC Specifications.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_ADV_DATA_HOLD_TIME <value>
```

### Default Value

0

## PWRMGT\_ADV\_DATA\_SETUP\_TIME

Specify data setup time in nanoseconds. Integer value between 0 and 65535. The amount of time delay introduced in the rising edge of SCL relative to SDA changing when a read-request is serviced. The relevant SMBus requirement is t<sub>SU:DAT</sub> as detailed in the SMBus AC Specifications. This is for PMBus slave mode.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_ADV_DATA_SETUP_TIME <value>
```

### Default Value

0

## PWRMGT\_ADV\_FPGA\_RELEASE\_DELAY

When operation mode is PMBus Slave mode, specify value in unassigned decimal value between 0 and 255 for delay duration in milliseconds before starting FPGA after first successful VOUT\_COMMAND is responded.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_ADV_FPGA_RELEASE_DELAY <value>
```

### Default Value

10

## PWRMGT\_ADV\_INITIAL\_DELAY

When operation mode is PMBus Master mode, specify value in unassigned decimal value between 0 and 255 for delay duration in milliseconds before first command is used.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_ADV_INITIAL_DELAY <value>
```

### Default Value

0

## PWRMGT\_ADV\_VOLTAGE\_STABLE\_DELAY

When operation mode is PMBus Master mode, specify value in unassigned decimal value between 0 and 255 for delay duration in milliseconds for voltage to stabilize after each voltage update.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_ADV_VOLTAGE_STABLE_DELAY <value>
```

### Default Value

10

## PWRMGT\_ADV\_VOUT\_READING\_ERR\_MARGIN

Specify power level feedback reading error margin index at 0.25% granularity, used by the controller to determine if target VID is achieved. 0: +/-1.00%, 1: +/-1.25%, ... 8: +/-3.00%

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_ADV_VOUT_READING_ERR_MARGIN <value>
```

### Default Value

8



## PWRMGT\_BUS\_SPEED\_MODE

Specifies bus speed mode in PMBus Master mode

### Type

Enumeration

### Values

- 100 KHz
- 400 KHz

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_BUS_SPEED_MODE <value>
```

### Default Value

100 KHz

## PWRMGT\_DEVICE\_ADDRESS\_IN\_PMBUS\_SLAVE\_MODE

Specifies 7 bit Hexadecimal value without leading prefix 0x for address, for instance 7F, for device address assignment when in PMBus Slave mode. It must be non-zero address.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_DEVICE_ADDRESS_IN_PMBUS_SLAVE_MODE <value>
```

### Default Value

00

## PWRMGT\_DIRECT\_FORMAT\_COEFFICIENT\_B

Specifies direct format coefficient b when in PMBus Master mode. Signed integer between -32767 and 32767. Coefficient b is the offset. This value is supplied by the PMBus devices manufacturer in the product literature. User must set this parameter when output voltage format of PMBus device is Direct format.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_B <value>
```

### Default Value

0

## PWRMGT\_DIRECT\_FORMAT\_COEFFICIENT\_M

Specifies direct format coefficient m when in PMBus Master mode. Signed integer between -32767 and 32767. Coefficient m is the slope coefficient. This value is supplied by the PMBus devices manufacturer in the product literature. User must set this parameter when output voltage format of PMBus device is Direct format. It must be a non-zero value when output voltage format of PMBus device is Direct format.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_M <value>
```

### Default Value

0

## PWRMGT\_DIRECT\_FORMAT\_COEFFICIENT\_R

Specify direct format coefficient R when in PMBus Master mode. Signed integer between -127 and 127. Coefficient R is the exponent. This value is supplied by the PMBus devices manufacturer in the product literature. User must set this parameter when output voltage format of PMBus device is Direct format.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_DIRECT_FORMAT_COEFFICIENT_R <value>
```

### Default Value

0

## PWRMGT\_LINEAR\_FORMAT\_N

Specify linear format N when in PMBus Master mode. Signed integer between -16 and 15. This is exponent for the mantissa for output voltage related command when VOUT format is set to Linear format. This value is supplied by the PMBus devices manufacturer in the product literature. A nonzero value must be specified when linear voltage output format is chosen.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_LINEAR_FORMAT_N <value>
```

### Default Value

0

## PWRMGT\_PAGE\_COMMAND\_ENABLE

By enabling PAGE command, the FPGA PMBus master will use PAGE command to set all output channels on registered regulator modules to respond to VOUT\_COMMAND.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_PAGE_COMMAND_ENABLE <value>
```

### Default Value

Off

## PWRMGT\_PAGE\_COMMAND\_PAYLOAD

The Page Command Payload value is used to control the payload-value of the page command. The default payload is 0xFF which selects all pages inside of the Voltage Regulator. If the Voltage Regulator needs to limit interaction to a specific page, use this dialog to select the page. When enabled, the page command is emitted prior to any voltage adjustment commands.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_PAGE_COMMAND_PAYLOAD <value>
```

### Default Value

255



## PWRMGT\_SLAVE\_DEVICE0\_ADDRESS

Specifies 7 bit Hexadecimal value without leading prefix 0x, for instance 7F, for slave address of the voltage regulator when in PMBus Master mode. It must be non-zero address.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_SLAVE_DEVICE0_ADDRESS <value>
```

### Default Value

00

## PWRMGT\_SLAVE\_DEVICE1\_ADDRESS

Specifies 7 bit Hexadecimal value without leading prefix 0x, for instance 7F, for slave address of the voltage regulator when in PMBus Master mode.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_SLAVE_DEVICE1_ADDRESS <value>
```

### Default Value

00

## PWRMGT\_SLAVE\_DEVICE2\_ADDRESS

Specifies 7 bit Hexadecimal value without leading prefix 0x, for instance 7F, for slave address of the voltage regulator when in PMBus Master mode.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_SLAVE_DEVICE2_ADDRESS <value>
```

### Default Value

00

## PWRMGT\_SLAVE\_DEVICE3\_ADDRESS

Specifies 7 bit Hexadecimal value without leading prefix 0x, for instance 7F, for slave address of the voltage regulator when in PMBus Master mode.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_SLAVE_DEVICE3_ADDRESS <value>
```

### Default Value

00

## PWRMGT\_SLAVE\_DEVICE4\_ADDRESS

Specifies 7 bit Hexadecimal value without leading prefix 0x, for instance 7F, for slave address of the voltage regulator when in PMBus Master mode.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_SLAVE_DEVICE4_ADDRESS <value>
```

### Default Value

00

## PWRMGT\_SLAVE\_DEVICE5\_ADDRESS

Specifies 7 bit Hexadecimal value without leading prefix 0x, for instance 7F, for slave address of the voltage regulator when in PMBus Master mode.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_SLAVE_DEVICE5_ADDRESS <value>
```

### Default Value

00

## PWRMGT\_SLAVE\_DEVICE6\_ADDRESS

Specifies 7 bit Hexadecimal value without leading prefix 0x, for instance 7F, for slave address of the voltage regulator when in PMBus Master mode.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_SLAVE_DEVICE6_ADDRESS <value>
```

### Default Value

00



## PWRMGT\_SLAVE\_DEVICE7\_ADDRESS

Specifies 7 bit Hexadecimal value without leading prefix 0x, for instance 7F, for slave address of the voltage regulator when in PMBus Master mode.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_SLAVE_DEVICE7_ADDRESS <value>
```

### Default Value

00



## PWRMGT\_SLAVE\_DEVICE\_TYPE

Supported device types. Intel recommends you to use one of the slave device type listed in the drop-down menu that had been tested with Intel FPGA tools. If you are not using one of the slave device type listed in the drop-down menu, select Other option. When you select Other option, please refer to the Device Power Management User Guide for the details of voltage regulator requirements.

### Type

Enumeration

### Values

- ED8401
- EM21XX
- EM22XX
- ISL681XX
- ISL682XX
- ISL69260
- ISL82XX
- LTC3882
- LTC3888-1
- LTM4677
- Other
- PXE1410CDM\_G005
- TPS53676
- XDPE12284C
- XDPE15284D

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_SLAVE_DEVICE_TYPE <value>
```

### Default Value

LTM4677

## PWRMGT\_TABLE\_VERSION

Power table version. 0 is a reserved value to indicate the power table is invalid. 1 is used for Nadder and FM until Quartus version 20.x. 2 indicates the version after addition of PAGE command payload field.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name PWRMGT_TABLE_VERSION <value>
```

### Default Value

1

## PWRMGT\_TRANSLATED\_VOLTAGE\_VALUE\_UNIT

Specifies the output voltage format when in PMBus Master mode.

### Type

Enumeration

### Values

- Millivolts
- Volts

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_TRANSLATED_VOLTAGE_VALUE_UNIT <value>
```

### Default Value

Volts

## PWRMGT\_VID\_FORMAT\_BASE\_VOLTAGE

Specify VID\_Table base voltage. The unit of the voltage is in millivolts. Unsigned integer between 0 to 65535. User must set this parameter when output voltage format of PMBus device is VID format.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_VID_FORMAT_BASE_VOLTAGE <value>
```

### Default Value

0

## PWRMGT\_VID\_FORMAT\_STEP\_SIZE

Specify VID\_Table step size. The unit of the voltage is in millivolts. Signed integer between -128 and 127 but cannot be 0. User must set this parameter when output voltage format of PMBus device is VID format.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_VID_FORMAT_STEP_SIZE <value>
```

### Default Value

0

## PWRMGT\_VOLTAGE\_OUTPUT\_FORMAT

Specifies the output voltage format when in PMBus Master mode.

### Type

Enumeration

### Values

- Auto discovery
- Direct format
- Linear format
- VID format

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PWRMGT_VOLTAGE_OUTPUT_FORMAT <value>
```

### Default Value

Auto discovery

## QKY\_FILE

Specify a Quartus key file.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QKY_FILE <value>  
set_instance_assignment -name QKY_FILE -to <to> <value>
```

## QSPI\_OWNERSHIP

QSPI Flash Ownership

### Type

Enumeration

### Values

- HPS
- SDM

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

None

### Syntax

```
set_global_assignment -name QSPI_OWNERSHIP <value>
```

### Default Value

SDM



## RBF\_FILE\_GENERATION\_FOR\_SUPR

PR RBF generation for specified SUPR partition.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name RBF_FILE_GENERATION_FOR_SUPR <value>  
set_instance_assignment -name RBF_FILE_GENERATION_FOR_SUPR -to <to> <value>
```

### Default Value

On

## RELEASE\_CLEARS\_BEFORE\_TRI\_STATES

Directs the device to release the clear signal on registered logic cells and I/O cells before releasing the output enable override on tri-state buffers. If this option is turned off, the output enable signals are released before the clear overrides are released.

### Old Name

Release clears before tri-states

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name RELEASE_CLEARS_BEFORE_TRI_STATES <value>
```

### Default Value

Off

## REPAIR\_CLK\_DIV\_VAL

Specify the repair clock divider value to apply on NW\_CLOCK to execute the repair procedure.

### Type

Integer

### Device Support

- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name REPAIR_CLK_DIV_VAL <value>
```

### Default Value

0

## RSU\_MAX\_RETRY\_COUNT

Specify the maximum number of times that the current image will be retried in Remote System Update before giving up and starting failover flow. The valid values are 1, 2 and 3.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name RSU_MAX_RETRY_COUNT <value>
set_instance_assignment -name RSU_MAX_RETRY_COUNT -to <to> <value>
```

### Default Value

1

## RUN\_CONFIG\_CPU\_FROM\_INT\_OSC

When set, the configuration CPU is run from the internal oscillator.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name RUN_CONFIG_CPU_FROM_INT_OSC <value>
```

### Default Value

Off

## SASIC\_PERIPHERY\_SET\_FILE

Specify a SASIC periphery IPs set file.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SASIC_PERIPHERY_SET_FILE <value>
set_instance_assignment -name SASIC_PERIPHERY_SET_FILE -to <to> <value>
```

## SECU\_OPTION\_DISABLE\_ALIAS\_L1

Disable the use of AliasL1 feature.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

None

### Syntax

```
set_global_assignment -name SECU_OPTION_DISABLE_ALIAS_L1 <value>
```

### Default Value

OFF

## SECU\_OPTION\_DISABLE\_BETA

Disable use of Beta Loader on this device.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

None

### Syntax

```
set_global_assignment -name SECU_OPTION_DISABLE_BETA <value>
```

### Default Value

OFF



## SECU\_OPTION\_DISABLE\_ENCRYPTION\_KEY\_IN\_BBRAM

When set, the device does not use an AES key stored in BBRAM. Disabling the storage locations that you are not using may prevent an attack that uses a different storage location for the encryption key.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECU_OPTION_DISABLE_ENCRYPTION_KEY_IN_BBRAM <value>
```

### Default Value

OFF

## SECU\_OPTION\_DISABLE\_ENCRYPTION\_KEY\_IN\_EFUSES

When set, the device does not use an AES key stored in eFuses. Disabling the storage locations that you are not using may prevent an attack that uses a different storage location for the encryption key.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECU_OPTION_DISABLE_ENCRYPTION_KEY_IN_EFUSES <value>
```

### Default Value

OFF

## SECU\_OPTION\_DISABLE\_HPS\_DEBUG

When set, permanently disables debugging using JTAG to access the HPS.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECU_OPTION_DISABLE_HPS_DEBUG <value>
```

### Default Value

OFF

## SECU\_OPTION\_DISABLE\_JTAG

When set, disables JTAG command and configuration. Setting this eFuse eliminates JTAG as mode of attack, but also eliminates boundary scan.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECU_OPTION_DISABLE_JTAG <value>
```

### Default Value

OFF

## SECU\_OPTION\_DISABLE\_PUF\_WRAPPED\_ENCRYPTION\_KEY

When set, the device does not use a PUF-wrapped AES key stored in Quad SPI. Disabling the storage locations that you are not using may prevent an attack that uses a different storage location for the encryption key.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECU_OPTION_DISABLE_PUF_WRAPPED_ENCRYPTION_KEY  
<value>
```

### Default Value

OFF

## SECU\_OPTION\_DISABLE\_VIRTUAL\_EFUSES

Security option to disable virtual eFuses.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECU_OPTION_DISABLE_VIRTUAL_EFUSES <value>
```

### Default Value

OFF

## SECU\_OPTION\_FORCE\_ENCRYPTION\_KEY\_UPDATE

When set, all encrypted bitstreams must specify the Encryption Update Ratio.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECU_OPTION_FORCE_ENCRYPTION_KEY_UPDATE <value>
```

### Default Value

OFF

## SECU\_OPTION\_FORCE\_SDM\_CLOCK\_TO\_INT\_OSC

When set, disables an external clock source for the SDM for bitstream configuration. Forcing the SDM to use an internal oscillator helps to limit potential interruptions or attacks by modifying an external clock during configuration.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECU_OPTION_FORCE_SDM_CLOCK_TO_INT_OSC <value>
```

### Default Value

OFF



## SECU\_OPTION\_LOCK\_SECURITY\_EFUSES

Programming this fuse prevents the future programming of any owner-accessible security policy fuses, not including key cancellation ID fuses.

### Type

Enumeration

### Values

- OFF
- ON
- On check
- On sticky

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SECU_OPTION_LOCK_SECURITY_EFUSES <value>
```

### Default Value

OFF

## SEU\_DETECTED\_PIN\_BEHAVIOR

Controls the behavior of the 'seu\_error\_out' signal. To read this output signal, enable the 'Export SEU\_ERROR' setting in the Advanced SEU Detection IP.

### Type

Enumeration

### Values

- Either correctable or uncorrectable
- Only uncorrectable

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SEU_DETECTED_PIN_BEHAVIOR <value>
```

### Default Value

Only uncorrectable

## STRATIXII\_CONFIGURATION\_DEVICE

Specifies the configuration device that you want to use as the means of configuring the target device.

### Old Name

STRATIX\_II\_CONFIGURATION\_DEVICE

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name STRATIXII_CONFIGURATION_DEVICE <value>
```

### Default Value

Auto

## STRATIX\_JTAG\_USER\_CODE

Specifies user-defined information about the target device. The JTAG user code is an extension of the option register. This data can be read with the JTAG USERCODE instruction.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10
- eASIC N5X

### Notes

None

### Syntax

```
set_global_assignment -name STRATIX_JTAG_USER_CODE <value>
```

### Default Value

FFFFFFFF

## TEMPERATURE\_TAMPER\_LOWER\_BOUND

Specifies a signed fixed-point decimal value for the lower bound of the device temperature. Temperatures that exceed the lower bound you specify trigger an anti-tamper response when you have enabled a response.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name TEMPERATURE_TAMPER_LOWER_BOUND <value>
```

### Default Value

-40

## TEMPERATURE\_TAMPER\_UPPER\_BOUND

Specifies a signed fixed-point decimal value for the upper bound of the device temperature. Temperatures that exceed the upper bound you specify trigger an anti-tamper response when you have enabled a response.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name TEMPERATURE_TAMPER_UPPER_BOUND <value>
```

### Default Value

110

## TEMPERATURE\_THRESHOLD\_VALUE

Temperature threshold needs to be distributed to all the temperature sensors on the device (SDM and CSSM). This will be enabled if 'Use nCATTRIP outout' within the 'Configuration Pin' menu is enabled.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name TEMPERATURE_THRESHOLD_VALUE <value>
```

### Default Value

120

## UNINITIALIZED\_RAM\_CONTENT\_PATTERN

Set specified pattern for uninitialized RAM content pattern on specified instance

### Type

Enumeration

### Values

- 0000
- 0101
- 1010
- 1111
- OFF
- ON
- RANDOM

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name UNINITIALIZED_RAM_CONTENT_PATTERN -to <to> <value>
```

### Example

```
set_instance_assignment -name UNINITIALIZED_RAM_CONTENT_PATTERN on -to ram_inst
```



## USE\_ALIAS\_L1

Enable the use of AliasL1 feature.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_ALIAS_L1 <value>
```

### Default Value

Off

## USE\_CHECKSUM\_AS\_USERCODE

Sets the JTAG user code to match the checksum value of the device programming file. The programming file is a Programmer Object File (.pof) for non-volatile devices, such as MAX II devices, or an SRAM Object File (.sof) for SRAM-based devices. If you turn this option on, the JTAG user code option is not available.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_CHECKSUM_AS_USERCODE <value>
```

### Default Value

On

## USE\_CONFIGURATION\_DEVICE

Specifies that you intend to use a configuration device(s) such as the EPC2 as the means of configuring the target device. This option directs the Compiler to create a Programmer Output File (.pof) for programming the configuration device. If multiple configuration devices are needed, one POF is created for each device, with names of the following format: name.pof, name\_1.pof, name\_2.pof, etc.

### Type

Boolean

### Device Support

- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory

### Notes

None

### Syntax

```
set_global_assignment -name USE_CONFIGURATION_DEVICE <value>
```

## VCCL\_SDM\_VOLTAGE\_DIFFERENCE\_TRIGGER

Specify voltage difference trigger value on VCCL\_SDM for tamper detection. It must be a valid 16-bit non-negative integer

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_SDM_VOLTAGE_DIFFERENCE_TRIGGER <value>
```

### Default Value

0

## VCCL\_VOLTAGE\_DIFFERENCE\_TRIGGER

Specify voltage difference trigger value on VCCL for tamper detection. It must be a valid 16-bit non-negative integer

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_VOLTAGE_DIFFERENCE_TRIGGER <value>
```

### Default Value

0

## VOLTAGE\_TAMPER\_DETECTION\_TRIGGER

Specifies a voltage difference trigger value in percentage on all tamper detection power rails you enable. The percentage must be a valid 8-bit non-negative integer.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VOLTAGE_TAMPER_DETECTION_TRIGGER <value>
```

### Default Value

15

## VR\_VOLTAGE\_MONITOR\_SOURCE

Specify the voltage source that is used to verify the voltage accuracy.

### Type

Enumeration

### Values

- Internal VADC
- Omitted
- Voltage Regulator

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

None

### Syntax

```
set_global_assignment -name VR_VOLTAGE_MONITOR_SOURCE <value>
```

### Default Value

Voltage Regulator

## XCVR32\_ACJTAG\_CONFIG

Specify the transceiver ACJTAG config value.

### Type

Integer

### Device Support

- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name XCVR32_ACJTAG_CONFIG <value>
```

### Default Value

46



## Classic Timing Assignments

### CUT\_OFF\_IO\_PIN\_FEEDBACK

Cuts off feedback from I/O pins during timing analysis. Cutting off I/O pin feedback is especially useful when a bidirectional pin is connected directly or indirectly to both the input and the output of a latch. This type of feedback path is continuous because it is not interrupted by any clocked logic primitives.

#### Type

Boolean

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Notes

None

#### Syntax

```
set_global_assignment -name CUT_OFF_IO_PIN_FEEDBACK <value>
```

#### Default Value

On

## CUT\_OFF\_PATHS\_BETWEEN\_CLOCK\_DOMAINS

Cuts the paths between registers clocked by unrelated clocks. This option makes the timing analysis reporting similar to MAX+PLUS II timing analysis reporting.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name CUT_OFF_PATHS_BETWEEN_CLOCK_DOMAINS <value>
```

### Default Value

On

## CUT\_OFF\_READ\_DURING\_WRITE\_PATHS

Cuts the path from the write enable register through the ESB to a destination register.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name CUT_OFF_READ_DURING_WRITE_PATHS <value>
```

### Default Value

On

## DEFAULT\_HOLD\_MULTICYCLE

Determines the default hold multicycle. The 'Same as Multicycle' setting ensures that the signal is latched on the final edge only. The 'One' setting assumes that the design can latch on any edge, up to and including the final edge. The 'Same as Multicycle' setting will give fewer hold time violation warnings. The 'One' setting is more restrictive, but it is the default setting for the Timing Analyzer and other third-party timing analyzers. This setting can be overridden on specific nodes with the Hold Multicycle option.

### Type

Enumeration

### Values

- One
- Same as Multicycle

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name DEFAULT_HOLD_MULTICYCLE <value>
```

### Default Value

Same as Multicycle

### Example

```
set_global_assignment -name default_hold_multicycle "Same as Multicycle"
set_global_assignment -name default_hold_multicycle "One"
```

### See Also

MULTICYCLE, SRC\_MULTICYCLE, HOLD\_MULTICYCLE, SRC\_HOLD\_MULTICYCLE, SETUP\_RELATIONSHIP, HOLD\_RELATIONSHIP

## EMIF\_SOC\_PHYCLK\_ADVANCE\_MODELING

Instructs routing annotation to adjust the AV-SoC Phyclk delays.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EMIF_SOC_PHYCLK_ADVANCE_MODELING <value>
```

### Default Value

Off

## ENABLE\_HPS\_INTERNAL\_TIMING

Enable HPS Internal Timing Characteristics

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ENABLE_HPS_INTERNAL_TIMING <value>
```

### Default Value

Off

## EXPLORATION\_DASHBOARD\_REPORT\_SCRIPT

Specifies the name of a tcl script containing Exploration Dashboard commands to run. If the file does not exist, a template will be created. The default reports will be run first, unless TIMING\_ANALYZER\_REPORT\_SCRIPT\_INCLUDE\_DEFAULT\_ANALYSIS is turned off.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EXPLORATION_DASHBOARD_REPORT_SCRIPT <value>
```

## FLOW\_ENABLE\_TIMING\_ANALYZER\_AFTER\_PLAN\_STAGE

Allows you to turn on or turn off running the Timing Analyzer after Plan stage during compilation

### Old Name

FLOW\_ENABLE\_TIMEQUEST\_AFTER\_PLAN\_STAGE

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name FLOW_ENABLE_TIMING_ANALYZER_AFTER_PLAN_STAGE <value>
```

### Default Value

Off



## IMPLEMENTS\_FREE\_RUNNING\_CLOCK

Specifies if timing analysis should consider if a node implements a free-running clock versus assuming the node implement a clock that could be arbitrarily gated. The setting has implications on how end-of-life effects are applied.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports wildcards.

This assignment is copied to any duplicated nodes.

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

The value of this assignment must be a node name.

### Syntax

```
set_instance_assignment -name IMPLEMENTS_FREE_RUNNING_CLOCK -to <to> -entity  
<entity name> <value>
```

## INPUT\_TRANSITION\_TIME

Specifies the input transition time. This assignment is used in Quartus to adjust the timing of the I/O buffers.

### Type

Time

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment is copied to any duplicated nodes.

### Syntax

```
set_instance_assignment -name INPUT_TRANSITION_TIME -to <to> -entity <entity
name> <value>
```

## MAX\_CORE\_JUNCTION\_TEMP

This is the maximum core junction temperature that will be encountered during operation. Specified in degrees Celsius

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name MAX_CORE_JUNCTION_TEMP <value>
```

## MIN\_CORE\_JUNCTION\_TEMP

This is the minimum core junction temperature that will be encountered during operation. Specified in degrees Celsius

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name MIN_CORE_JUNCTION_TEMP <value>
```

## MIN\_MTBF\_REQUIREMENT

Specifies the minimum acceptable Mean Time Between Failures (MTBF), either globally for the design or for a specific synchronizer chain (if applied to the head register of a synchronizer chain). The MTBF value used will be 10 to the power of this setting value, in years. If the MTBF of a synchronizer chain is less than this value, it will be marked as a dangerous, asynchronous transfer that is in need of additional synchronization registers to help avoid metastability.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### INTEGER\_RANGE

-8, 9

### Notes

This assignment supports wildcards.

### Syntax

```
set_global_assignment -name MIN_MTBF_REQUIREMENT <value>  
set_instance_assignment -name MIN_MTBF_REQUIREMENT -to <to> -entity <entity  
name> <value>
```

### Default Value

9

## NOMINAL\_CORE\_SUPPLY\_VOLTAGE

Specifies the voltage for the core power supply. For Stratix III devices, the core supply voltage applies only to the VCCL power rail. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name NOMINAL_CORE_SUPPLY_VOLTAGE <value>
```

## PACKAGE\_SKEW\_COMPENSATION

Indicates that the package skew for the signal has been compensated by the board trace delays.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name PACKAGE_SKEW_COMPENSATION -to <to> -entity <entity name> <value>
```

## PLL\_EXTERNAL\_FEEDBACK\_BOARD\_DELAY

Specifies an external board delay between a feedback output pin and a feedback input pin (fbn) for a PLL in external feedback mode. This option is ignored if it is assigned to anything other than the fbn pin of a PLL.

### Type

Time

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_instance_assignment -name PLL_EXTERNAL_FEEDBACK_BOARD_DELAY -to <to> -entity
<entity name> <value>
set_global_assignment -name PLL_EXTERNAL_FEEDBACK_BOARD_DELAY <value>
```



## SDC\_STATEMENT

Specifies the SDC statement to be evaluated by the Timing Analyzer. Any collection filters used in the entity bound SDC have a global scope (evaluated in reference to the root of the design).

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SDC_STATEMENT -entity <entity name> <value>
```

### Example

```
set_global_assignment -name sdc_statement "set_multicycle_path -setup 2 -from *|  
mod_one -to *|mod_two" -entity "my_module"
```

## STA\_AUTO\_DESIGN\_CLOSURE\_REPORT\_SUMMARY

Directs the Timing Analyzer to automatically attempt to load the Design Closure Summary report from the compilation timing reports.

### Old Name

STA\_AUTO\_TIMING\_CLOSURE\_REPORT\_SUMMARY

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name STA_AUTO_DESIGN_CLOSURE_REPORT_SUMMARY <value>
```

### Default Value

On

## STA\_AUTO\_REPORT\_SETUP\_SUMMARY

Directs the Timing Analyzer to automatically generate Setup Summary report whenever this project is opened in an interactive Timing Analyzer session.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name STA_AUTO_REPORT_SETUP_SUMMARY <value>
```

### Default Value

On

## STA\_AUTO\_UPDATE\_TIMING\_NETLIST

Directs the Timing Analyzer to automatically create the timing netlist, read SDC constraints, and update the timing netlist whenever this project is opened in an interactive Timing Analyzer session.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name STA_AUTO_UPDATE_TIMING_NETLIST <value>
```

### Default Value

On

## STA\_POST\_PLAN\_DELAY\_MODEL

Selects the post plan timing model for interconnect delays

### Type

Enumeration

### Values

- Average Value
- ML Predicted Value
- Zero Value

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name STA_POST_PLAN_DELAY_MODEL <value>
```

### Default Value

Average Value

## STA\_POST\_SYN\_DELAY\_MODEL

Selects the post syn timing model for interconnect delays

### Type

Enumeration

### Values

- Average Value
- ML Predicted Value
- Zero Value

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name STA_POST_SYN_DELAY_MODEL <value>
```

### Default Value

Average Value

## STA\_POST\_SYN\_REGISTER\_PACKING

Enable DSP register packing for Post-Synthesis STA. This operation is performed while loading the netlist for Post-Synthesis STA. The user netlist is not altered.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name STA_POST_SYN_REGISTER_PACKING <value>
```

### Default Value

Off

## TDC\_AGGRESSIVE\_HOLD\_CLOSURE\_EFFORT

Instructs the Fitter to aggressively optimize for hold timing closure.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name TDC_AGGRESSIVE_HOLD_CLOSURE_EFFORT <value>
```

### Default Value

Off



## TIMING\_ANALYZER\_DO\_CCPP\_REMOVAL

Directs the Timing Analyzer to remove common clock path pessimism (CCPP) during slack computation.

### Old Name

TIMEQUEST\_DO\_CCPP\_REMOVAL

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name TIMING_ANALYZER_DO_CCPP_REMOVAL <value>
```

## TIMING\_ANALYZER\_DO\_REPORT\_CDC\_VIEWER

Directs the Timing Analyzer to report a table of all clock domain transfers for each analysis.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name TIMING_ANALYZER_DO_REPORT_CDC_VIEWER <value>
```

### Default Value

Off

## TIMING\_ANALYZER\_DO\_REPORT\_TIMING

Directs the Timing Analyzer to report the worst-case path per clock domain and analysis.

### Old Name

TIMEQUEST\_DO\_REPORT\_TIMING

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name TIMING_ANALYZER_DO_REPORT_TIMING <value>
```

### Default Value

Off

## TIMING\_ANALYZER\_GUI\_OPEN\_SCRIPT

Specifies the name of a tcl script that will be sourced after the Timing Analyzer GUI is opened and initialized. This script can be used to do and display additional analysis whenever the Timing Analyzer GUI is opened.

### Old Name

TIMEQUEST\_GUI\_OPEN\_SCRIPT

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name TIMING_ANALYZER_GUI_OPEN_SCRIPT <value>
```

### Example

```
# Example content of a TIMING_ANALYZER_GUI_OPEN_SCRIPT tcl-script

# Use the -panel_name option to display the reports in the Timing Analyzer GUI
create_timing_summary -hold -panel_name "Hold Summary"
report_timing -from [get_keepers {foo*}] -panel_name "Report Timing: From foo"
```

## TIMING\_ANALYZER\_MULTICORNER\_ANALYSIS

Directs the Timing Analyzer to perform multicorner timing analysis, which analyzes the design against best-case and worst-case operating conditions. Turning on this option does not enable multicorner analysis in the Fitter.

### Old Name

TIMEQUEST\_MULTICORNER\_ANALYSIS

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name TIMING_ANALYZER_MULTICORNER_ANALYSIS <value>
```

## TIMING\_ANALYZER\_REPORT\_NUM\_WORST\_CASE\_TIMING\_PATHS

Specifies the maximum number of worst-case timing paths for the Timing Analyzer to report per clock domain and analysis.

### Old Name

TIMEQUEST\_REPORT\_NUM\_WORST\_CASE\_TIMING\_PATHS

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### INTEGER\_RANGE

1, 100000

### Notes

None

### Syntax

```
set_global_assignment -name TIMING_ANALYZER_REPORT_NUM_WORST_CASE_TIMING_PATHS
<value>
```

### Default Value

10

## TIMING\_ANALYZER\_REPORT\_SCRIPT

Specifies the name of a tcl script containing additional reporting commands to run. The default reports will be run first, unless TIMING\_ANALYZER\_REPORT\_SCRIPT\_INCLUDE\_DEFAULT\_ANALYSIS is turned off.

### Old Name

TIMEQUEST\_REPORT\_SCRIPT

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name TIMING_ANALYZER_REPORT_SCRIPT <value>
```

## TIMING\_ANALYZER\_REPORT\_SCRIPT\_INCLUDE\_DEFAULT\_ANALYSIS

Directs the Timing Analyzer to perform default timing analysis prior to running the user-specified report script specified by TIMING\_ANALYZER\_REPORT\_SCRIPT.

### Old Name

TIMEQUEST\_REPORT\_SCRIPT\_INCLUDE\_DEFAULT\_ANALYSIS

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name
TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS <value>
```

### Default Value

On



## TIMING\_ANALYZER\_REPORT\_WORST\_CASE\_TIMING\_PATHS

Directs the Timing Analyzer to report worst-case timing paths per clock domain and analysis.

### Old Name

TIMEQUEST\_REPORT\_WORST\_CASE\_TIMING\_PATHS

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name TIMING_ANALYZER_REPORT_WORST_CASE_TIMING_PATHS  
<value>
```

### Default Value

On

## TIMING\_ANALYZER\_SIMULTANEOUS\_MULTICORNER\_ANALYSIS

When multicorner timing analysis is enabled, directs the Timing Analyzer to analyze all corners at once, rather than only analyzing corners that are explicitly asked for. This can save time when it is known that analysis of multiple corners will be needed at some point. If analysis is only needed for a single corner, turning off this setting will save memory.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name TIMING_ANALYZER_SIMULTANEOUS_MULTICORNER_ANALYSIS
<value>
```

### Default Value

On

## TIMING\_ANALYZER\_REPORT\_WORST\_CASE\_TIMING\_PATHS\_SHOW\_ROUTING

Toggles detailed routing information for each timing path.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name  
TIMING_ANALYZER_REPORT_WORST_CASE_TIMING_PATHS_SHOW_ROUTING <value>
```

### Default Value

Off

## USE\_DLL\_FREQUENCY\_FOR\_DQS\_DELAY\_CHAIN

Instructs STA to take DLL frequency into account while calculating phase shift of DQS delay chain

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name USE_DLL_FREQUENCY_FOR_DQS_DELAY_CHAIN <value>
```

### Default Value

Off

## Compiler Assignments

### ALLOW\_REGISTER\_DUPLICATION

Controls whether the Compiler is allowed to duplicate registers to improve design performance. When register duplication is allowed, the Compiler may perform optimizations that create a second copy of a register and move a portion of its fan-out to this new node, in order to improve routability and/or reduce the total routing wire required to route a net with many fan-outs. If register duplication is disabled, optimizations that retime registers will also be disabled. This setting affects Analysis & Synthesis and the Fitter.

#### Type

Boolean

#### Device Support

- Arria 10
- Cyclone 10 GX

#### Notes

This assignment is included in the Fitter report.

This assignment is included in the Analysis & Synthesis report.

#### Syntax

```
set_global_assignment -name ALLOW_REGISTER_DUPLICATION <value>
```

#### Default Value

On

#### Example

```
set_global_assignment -name allow_register_duplication on
```

## ALLOW\_REGISTER\_MERGING

Controls whether the Compiler is allowed to remove registers that are identical to other registers in the design. When register merging is allowed, in cases where two registers generate the same logic, one may be deleted and the remaining one will be made to also fan-out to the deleted register's destinations. This option is useful if you wish to prevent the Compiler from removing duplicate registers that you have used deliberately. If register merging is disabled, optimizations that retime registers will also be disabled. This setting affects Analysis & Synthesis and the Fitter.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name ALLOW_REGISTER_MERGING <value>
```

### Default Value

On

### Example

```
set_global_assignment -name allow_register_merging off
```

## ALLOW\_REGISTER\_RETIMING

Controls whether the Compiler is allowed to retime registers to improve design performance. When register retiming is allowed, the Compiler may perform optimizations that move combinational logic across register boundaries, maintaining the overall logic of the design component but also balancing the data path delays between each register. This setting affects the Fitter.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ALLOW_REGISTER_RETIMING <value>  
set_instance_assignment -name ALLOW_REGISTER_RETIMING -to <to> -entity <entity  
name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name allow_register_retiming on
```

## OPTIMIZATION\_MODE

Controls the Compiler's high-level optimization strategy. By default, the Quartus Prime Compiler optimizes in a balanced mode, targeting the design's timing constraints. The alternate modes cause the Compiler to prioritize a particular optimization metric. High effort modes primarily enable additional optimizations that increase compilation time. Superior and Aggressive modes may increase compilation time and also make trade-offs that may harm the other optimization metrics (performance, area, etc.). 'High Performance Effort' mode will cause the compiler to target increased positive timing margin, increase the timing optimization effort applied during placement and routing, and enable timing-related Physical Synthesis optimizations (as allowed by the register optimization settings below). Each of these additional optimizations can increase compilation time. 'Superior Performance' mode enables the same optimizations as 'High Performance Effort' mode, and additionally enables options during Analysis & Synthesis to maximize design performance at a potential increase to logic area. If design utilization is already very high, this option may lead to difficulty in fitting which could also negatively affect overall optimization quality. Modes with Maximum Placement Effort increase placement optimization effort by an additional amount. 'High Routability Effort' modes guide Placement or Packing to spend additional compilation time reducing routing utilization, which can improve routability and also saves dynamic power. 'Optimize Netlist for Routability' mode makes netlist modifications to increase routability at the possible expense of performance. In 'Aggressive Power' mode, the Compiler will further target reducing the routing usage of signals with the highest specified (via Signal Activity File) or estimated toggle rates, saving additional dynamic power but potentially affecting performance. 'Aggressive Area' mode instructs the Compiler to target an area minimal solution, even if this reduces overall timing performance. 'Aggressive Compile Time' mode instructs the Compiler to reduce performance optimization effort and perform minimal reporting in order to save compile time. 'Fast Functional Test' mode instructs the Compiler minimize setup-timing optimization effort in order to save compile time. This setting affects Analysis & Synthesis and the Fitter.

### Type

Enumeration

### Values

- Aggressive Area
- Aggressive Compile Time
- Aggressive Power
- Balanced
- Fast Functional Test
- High Packing Routability Effort
- High Performance Effort
- High Performance Effort with Maximum Placement Effort
- High Performance with Aggressive Power Effort
- High Placement Routability Effort
- High Routability Effort



- Optimize Netlist for Routability
- Superior Performance
- Superior Performance with Maximum Placement Effort

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

This assignment is included in the Analysis & Synthesis report.

### Syntax

```
set_global_assignment -name OPTIMIZATION_MODE <value>
```

### Default Value

Balanced

## RAM\_INITIALIZATION

Enum type to choose what pattern as RAM content into certain RAM blocks without specified RAM content that supports content initialization. Turning on this option does not affect simulation, which may cause on-chip behavior to differ from simulation results.

### Type

Enumeration

### Values

- 0000
- 0101
- 1010
- 1111
- OFF
- ON
- RANDOM

### Device Support

- Intel Agilex 7
- Stratix 10

### Syntax

```
set_global_assignment -name RAM_INITIALIZATION <value>
set_instance_assignment -name RAM_INITIALIZATION -to <to> -entity <entity name>
<value>
```

## Design Assistant Assignments

### CLK\_RULE\_CLKNET\_CLKSPINES\_THRESHOLD

Specifies the threshold value for clock net not mapped to clock spines rule.

#### Type

Integer

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Syntax

```
set_global_assignment -name CLK_RULE_CLKNET_CLKSPINES_THRESHOLD <value>
```

#### Default Value

25

## DA\_CUSTOM\_RULE\_FILE

Used to set the path for DA custom rule file

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name DA_CUSTOM_RULE_FILE <value>
```

## DESIGN\_ASSISTANT\_EXCLUDE

Specify that a Design Assistant rule should ignore the target of the assignment. If set on an instance, the exclusion applies to the whole contents of that instance, regardless of any DESIGN\_ASSISTANT\_INCLUDE assignments targeting any sub-instance. If the assignment is global, or if it's set on the design root, it can be overridden by DESIGN\_ASSISTANT\_INCLUDE assignments to instances.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports wildcards.

This assignment is copied to any duplicated nodes.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DESIGN_ASSISTANT_EXCLUDE <value>  
set_instance_assignment -name DESIGN_ASSISTANT_EXCLUDE -to <to> -entity <entity  
name> <value>
```

## DESIGN\_ASSISTANT\_INCLUDE

Specify that a Design Assistant rule should not ignore the target of the assignment. It can only be used to override a DESIGN\_ASSISTANT\_EXCLUDE assignment set globally or on the design root.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports wildcards.

This assignment is copied to any duplicated nodes.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DESIGN_ASSISTANT_INCLUDE <value>
set_instance_assignment -name DESIGN_ASSISTANT_INCLUDE -to <to> -entity <entity
name> <value>
```

## DRC\_DEADLOCK\_STATE\_LIMIT

Specifies the maximum number of states that you want the Design Assistant to detect as a deadlock condition. A larger number will results in longer processing time.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DRC_DEADLOCK_STATE_LIMIT <value>
```

### Default Value

2

## DRC\_DETAIL\_MESSAGE\_LIMIT

Specifies the maximum number of detail messages that you want the Design Assistant to report.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DRC_DETAIL_MESSAGE_LIMIT <value>
```

### Default Value

10



## DRC\_FANOUT\_EXCEEDING

Specifies the minimum amount of fan-out that a node must have to be reported by the Design Assistant.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DRC_FANOUT_EXCEEDING <value>
```

### Default Value

30

## DRC\_GATED\_CLOCK\_FEED

Specifies the minimum amount of clock port a gated clock must feed so that it's an acceptable gated clock.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DRC_GATED_CLOCK_FEED <value>
```

### Default Value

30

## DRC\_REPORT\_FANOUT\_EXCEEDING

Directs the Design Assistant to report all nodes with more than the specified amount of fan-out.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DRC_REPORT_FANOUT_EXCEEDING <value>
```

## DRC\_REPORT\_TOP\_FANOUT

Directs the Design Assistant to report the specified number of nodes with the highest fan-out.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DRC_REPORT_TOP_FANOUT <value>
```

## DRC\_TOP\_FANOUT

Specifies the number of nodes with the highest fan-out that you want the Design Assistant to report.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DRC_TOP_FANOUT <value>
```

### Default Value

50

## DRC\_VIOLATION\_MESSAGE\_LIMIT

Specifies the maximum number of violation messages that you want the Design Assistant to report.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name DRC_VIOLATION_MESSAGE_LIMIT <value>
```

### Default Value

30

## HARDCOPY\_FLOW\_AUTOMATION

Specifies which HardCopy flow will be run in HardCopy timing wizard

### Type

Enumeration

### Values

- COMPILE\_NEW\_PROJECT
- FULL\_COMPILATION
- MIGRATION\_ONLY

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name HARDCOPY_FLOW_AUTOMATION <value>
```

### Default Value

MIGRATION\_ONLY

## HARDCOPY\_NEW\_PROJECT\_PATH

Specifies the directory path for the new/migrated HardCopy project.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name HARDCOPY_NEW_PROJECT_PATH <value>
```



## HCPY\_CAT

Direct Design Assistant to detect HardCopy rules on the design. All HardCopy rules apply to HardCopy devices only.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name HCPY_CAT <value>
```

## HCPY\_PLL\_MULTIPLE\_CLK\_NETWORK\_TYPES

Direct Design Assistant to detect PLL that feeds multiple clock network types.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name HCPY_PLL_MULTIPLE_CLK_NETWORK_TYPES <value>
```

## HCPY\_VREF\_PINS

Direct Design Assistant to detect VREF pins on the design. This rule applies to HardCopy devices only.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name HCPY_VREF_PINS <value>
```

## Design Partition Assignments

### ABSORB\_PATHS\_FROM\_OUTPUTS\_TO\_INPUTS

Allows the Compiler to optimize connections from a partition's outputs to its inputs by making the path internal to the partition. You must also enable the cross-boundary optimizations feature for this partition using the CROSS\_BOUNDARY\_OPTIMIZATIONS assignment.

#### Type

Boolean

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Notes

None

#### Syntax

```
set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS -entity <entity
name> -section_id <section identifier> <value>
set_instance_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS -to <to> -
entity <entity name> -section_id <section identifier> <value>
```

#### Default Value

On, requires section identifier and entity name

## AUTOMATIC\_DANGLING\_PORT\_TIEOFF

Disable automatic tie-off of dangling boundary ports in the partition rooted at the specified instance.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name AUTOMATIC_DANGLING_PORT_TIEOFF -to <to> <value>
```

## CROSS\_BOUNDARY\_OPTIMIZATIONS

This setting specifies whether the Compiler should optimize across the partition's boundary. If enabled, the Compiler may be able to optimize the logic inside the partition by applying various cross-boundary optimizations, such as constant propagation and dangling logic removal. Specific cross-boundary optimizations are enabled by individual assignments.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS -entity <entity name> -
section_id <section identifier> <value>
set_instance_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS -to <to> -entity
<entity name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier and entity name

## EMPTY

Directs the compiler to empty a partition.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name EMPTY -to <to> -entity <entity name> <value>
```

## ENABLE\_LAB\_SHARING\_WITH\_PARENT\_PARTITION

Allows logic from the target partition to share LAB resources with the immediate parent partition.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name ENABLE_LAB_SHARING_WITH_PARENT_PARTITION -to <to> -
entity <entity name> -section_id <section identifier> <value>
```



## ENTITY\_REBINDING

Entity Re-binding binds the Partial Reconfiguration/Reserved Core partition instance to its corresponding entity.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name ENTITY_REBINDING -to <to> -entity <entity name>  
<value>
```

## EXPORT\_BLOCK\_NAME\_OBFUSCATION

Obfuscate all names under this hierarchy during export.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name EXPORT_BLOCK_NAME_OBFUSCATION -to <to> <value>
```

## FUSA\_PRESERVATION\_PARTITION

Specifies whether partition is a strictly preserved safety IP

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name FUSA_PRESERVATION_PARTITION -to <to> -entity  
<entity name> <value>
```

## IGNORE\_PARTITIONS

Specifies whether the compiler should ignore partition assignments in the project.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name IGNORE_PARTITIONS <value>
```

### Default Value

Off

## INCREMENTAL\_COMPILATION\_EXPORT\_FLATTEN

Specifies whether the netlist exported to the QXP file should flatten sub-partitions

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name INCREMENTAL_COMPILATION_EXPORT_FLATTEN <value>
```

## INCREMENTAL\_COMPILATION\_EXPORT\_POST\_FIT

Specifies whether the exported QXP file contains the post-fit netlist

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name INCREMENTAL_COMPILATION_EXPORT_POST_FIT <value>
```

## INCREMENTAL\_COMPILATION\_EXPORT\_POST\_SYNTH

Specifies whether the exported QXP file contains the post-synthesis netlist

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name INCREMENTAL_COMPILATION_EXPORT_POST_SYNTH <value>
```

## INSERT\_BOUNDARY\_WIRE\_LUTS

Enables wire lut insertion for boundary ports in the given partition (the partition is named by hierarchy path). This ensures that the inputs and outputs can have their locations preserved, which is useful for partial reconfiguration and compiling a design containing a blackbox.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name INSERT_BOUNDARY_WIRE_LUTS -to <to> -entity <entity name> <value>
```



## MERGE\_EQUIVALENT\_BIDIRS

Allows the Compiler to merge electrically equivalent bidirectional inputs. You must also enable the cross-boundary optimizations feature for this partition using the CROSS\_BOUNDARY\_OPTIMIZATIONS assignment.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name MERGE_EQUIVALENT_BIDIRS -entity <entity name> -  
section_id <section identifier> <value>  
set_instance_assignment -name MERGE_EQUIVALENT_BIDIRS -to <to> -entity <entity  
name> -section_id <section identifier> <value>
```

### Default Value

On, requires section identifier and entity name

## MERGE\_EQUIVALENT\_INPUTS

Allows the Compiler to merge inputs connected to the same source. You must also enable the cross-boundary optimizations feature for this partition using the CROSS\_BOUNDARY\_OPTIMIZATIONS assignment.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name MERGE_EQUIVALENT_INPUTS -entity <entity name> -
section_id <section identifier> <value>
set_instance_assignment -name MERGE_EQUIVALENT_INPUTS -to <to> -entity <entity
name> -section_id <section identifier> <value>
```

### Default Value

On, requires section identifier and entity name

## PARTIAL\_RECONFIGURATION\_PARTITION

Specifies if this partition in the design is reconfigurable.

### Old Name

PR\_PARTITION

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name PARTIAL_RECONFIGURATION_PARTITION -to <to> -entity  
<entity name> <value>
```

## PARTITION

Creates a partition rooted at the specified instance. When an instance is defined as a partition, its hierarchical boundaries are fixed, allowing it to be independently exported or imported in many cases. The value of this assignment is the name of the design block that contains the implementation for the partition. The partition name must be unique in the complete design across all hierarchies.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name PARTITION -to <to> -entity <entity name> <value>
```

## PARTITION\_ALWAYS\_USE\_QXP\_NETLIST

Specifies whether to always use the netlist in the QXP file associated with the partition, either because the QXP file is imported into the partition, or is specified as a source file for the partition. Setting defaults to off.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST -entity <entity  
name> -section_id <section identifier> <value>  
set_instance_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST -to <to> -entity  
<entity name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier and entity name

## PARTITION\_ASD\_REGION

Specifies the advanced SEU detection region assignment for this partition.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name PARTITION_ASD_REGION -to <to> -entity <entity
name> <value>
```

## PARTITION\_ASD\_REGION\_ID

Indicates the advanced sensitivity detection region assignment for this partition.

### Type

Integer

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name PARTITION_ASD_REGION_ID -entity <entity name> -  
section_id <section identifier> <value>  
set_instance_assignment -name PARTITION_ASD_REGION_ID -to <to> -entity <entity  
name> -section_id <section identifier> <value>
```

### Default Value

1, requires section identifier and entity name

## PARTITION\_IGNORE\_SOURCE\_FILE\_CHANGES

Specifies whether to use the requested post-synthesis or post-fit netlist when it is available, even when source file changes are present. Setting defaults to off.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES -entity <entity
name> -section_id <section identifier> <value>
set_instance_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES -to <to> -
entity <entity name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier and entity name



## PARTITION\_PRESERVE\_HIGH\_SPEED\_TILES

Specifies whether to preserve the high-speed tiles in the post-fit netlist, if applicable.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES -entity <entity  
name> -section_id <section identifier> <value>  
set_instance_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES -to <to> -  
entity <entity name> -section_id <section identifier> <value>
```

### Default Value

On, requires section identifier and entity name

## PRESERVE

Directs the compiler to preserve the existing results of a partition. The value of this assignment is the snapshot to preserve, such as \"final\" or \"placed.\" If the specified snapshot does not exist, the compiler will exit with an error message. By default, the partition's results will not be preserved unless the only results available for the partition are later than the stage currently being compiled. For example, if the only snapshot for a partition is the \"placed\" snapshot, the Fitter will preserve the partition until the end of placement, and will not attempt to preserve it during routing.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name PRESERVE -to <to> -entity <entity name> <value>
```

## PROPAGATE\_CONSTANTS\_ON\_INPUTS

Allows the Compiler to use constants on a partition input to optimize the logic in the partition. You must also enable the cross-boundary optimizations feature for the partition using the CROSS\_BOUNDARY\_OPTIMIZATIONS assignment.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS -entity <entity name> -  
section_id <section identifier> <value>  
set_instance_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS -to <to> -entity  
<entity name> -section_id <section identifier> <value>
```

### Default Value

On, requires section identifier and entity name

## PROPAGATE\_INVERSIONS\_ON\_INPUTS

Specifies that the Compiler should push inversions into partition inputs when possible. This cross-boundary optimization is especially important when inverted clock or asynchronous signals are connected to a partition input. Without this optimization, the Compiler may need to implement the inversion with a logic cell, introducing skew on the clock or reset path. The partition must also have enabled cross-boundary optimizations with the CROSS\_BOUNDARY\_OPTIMIZATIONS assignment.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS -entity <entity name>
-section_id <section identifier> <value>
set_instance_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS -to <to> -entity
<entity name> -section_id <section identifier> <value>
```

### Default Value

On, requires section identifier and entity name

## QDB\_FILE\_PARTITION

Similar to the PARTITION assignment, this assignment creates a partition rooted at the specified instance. When an instance is defined as a partition, its hierarchical boundaries are fixed, allowing it to be independently exported or imported in many cases. The value of the assignment is the QDB partition archive that will be imported into the partition during Synthesis.

If a PARTITION and QDB\_FILE\_PARTITION assignment target the same instance then the PARTITION assignment determines the partition's name. If no PARTITION assignment exists then the partition name will be automatically created.

### Type

File name

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name QDB_FILE_PARTITION -to <to> -entity <entity name>  
<value>
```

## REMOVE\_LOGIC\_ON\_UNCONNECTED\_OUTPUTS

Allows the Compiler to remove logic connected to dangling partitions outputs. You must also enable the cross-boundary optimizations feature for this partition using the CROSS\_BOUNDARY\_OPTIMIZATIONS assignment.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS -entity <entity
name> -section_id <section identifier> <value>
set_instance_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS -to <to> -
entity <entity name> -section_id <section identifier> <value>
```

### Default Value

On, requires section identifier and entity name

## RESERVED\_CORE

Specifies that a core design partition can be compiled with preserved periphery from a Partition Database File (.qdb).

### Old Name

PERIPHERY\_REUSE\_CORE

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name RESERVED_CORE -to <to> -entity <entity name>  
<value>
```

## RTL\_PARAMETER

Assignment can be used to override RTL parameters on verilog/vhdl modules that are instantiated from a pre-compiled partition.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name RTL_PARAMETER -to <to> -entity <entity name>
<value>
```



## EDA Netlist Writer Assignments

### EDA\_BOARD\_BOUNDARY\_SCAN\_OPERATION

Specify the BSDL file operation either for pre-configuration or post-configuration

#### Type

Enumeration

#### Values

- POST\_CONFIG
- PRE\_CONFIG

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Syntax

```
set_global_assignment -name EDA_BOARD_BOUNDARY_SCAN_OPERATION -section_id  
<section identifier> <value>
```

#### Default Value

PRE\_CONFIG, requires section identifier

## EDA\_BOARD\_DESIGN\_BOUNDARY\_SCAN\_TOOL

Specifies the boundary scan format used for board level boundary scan testing.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL <value>
set_global_assignment -name EDA_BOARD_DESIGN_BOUNDARY_SCAN_TOOL -entity <entity
name> <value>
```

### Default Value

<None>

## EDA\_BOARD\_DESIGN\_SIGNAL\_INTEGRITY\_TOOL

Specifies the EDA third-party tool used for board level signal integrity analysis.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL <value>  
set_global_assignment -name EDA_BOARD_DESIGN_SIGNAL_INTEGRITY_TOOL -entity  
<entity name> <value>
```

### Default Value

<None>

## EDA\_BOARD\_DESIGN\_SYMBOL\_TOOL

Specifies the EDA third-party tool used for board level schematic design.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_BOARD_DESIGN_SYMBOL_TOOL <value>
set_global_assignment -name EDA_BOARD_DESIGN_SYMBOL_TOOL -entity <entity name>
<value>
```

### Default Value

<None>

## EDA\_BOARD\_DESIGN\_TIMING\_TOOL

Specifies the EDA third-party tool used for board level timing analysis.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_BOARD_DESIGN_TIMING_TOOL <value>  
set_global_assignment -name EDA_BOARD_DESIGN_TIMING_TOOL -entity <entity name>  
<value>
```

### Default Value

<None>

## EDA\_BOARD\_DESIGN\_TOOL

Specifies the EDA third-party tool used for board level design and analysis.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_BOARD_DESIGN_TOOL <value>
set_global_assignment -name EDA_BOARD_DESIGN_TOOL -entity <entity name> <value>
```

### Default Value

<None>

## EDA\_COPY\_FILE\_OR\_DIR\_TO\_SIM

Specify a file or directory to be copied to the simulation directory

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_COPY_FILE_OR_DIR_TO_SIM -section_id <section  
identifier> <value>
```

## EDA\_COPY\_FILE\_TO\_SIM\_DIR

Specify a file to be copied to the simulation directory

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_COPY_FILE_TO_SIM_DIR -section_id <section
identifier> <value>
```



## EDA\_DESIGN\_EXTRA\_ALTERA\_SIM\_LIB

Specify additional ALTERA simulation model libraries required is used by the design files

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_DESIGN_EXTRA_ALTERA_SIM_LIB -section_id <section identifier> <value>
```

## EDA\_DESIGN\_INSTANCE\_NAME

Specify the instance name of the design in the test bench

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_DESIGN_INSTANCE_NAME -section_id <section
identifier> <value>
```

## EDA\_ENABLE\_GLITCH\_FILTERING

Write logic to filter glitches in the simulation netlist.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_ENABLE_GLITCH_FILTERING -section_id <section  
identifier> <value>  
set_global_assignment -name EDA_ENABLE_GLITCH_FILTERING -entity <entity name> -  
section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_ENABLE\_IPUTF\_MODE

Allows you to simulate designs containing hw.tcl based IP cores. This may require adding .sip files to your Quartus Prime project. This setting is deprecated.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_ENABLE_IPUTF_MODE -section_id <section
identifier> <value>
set_global_assignment -name EDA_ENABLE_IPUTF_MODE -entity <entity name> -
section_id <section identifier> <value>
```

### Default Value

On, requires section identifier

## EDA\_EXDES\_CUSTOM\_SIM\_SCRIPT\_ACTIVEHDL

Specify custom simulation script for ACTIVEHDL that should be launched with the simulation flow

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_EXDES_CUSTOM_SIM_SCRIPT_ACTIVEHDL -section_id  
<section identifier> <value>
```

## EDA\_EXDES\_CUSTOM\_SIM\_SCRIPT\_QUESTA

Specify custom simulation script for Questa that should be launched with the simulation flow

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_EXDES_CUSTOM_SIM_SCRIPT_QUESTA -section_id
<section identifier> <value>
```

## EDA\_EXDES\_CUSTOM\_SIM\_SCRIPT\_RIVIERAPRO

Specify custom simulation script for RIVIERAPRO that should be launched with the simulation flow

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_EXDES_CUSTOM_SIM_SCRIPT_RIVIERAPRO -section_id  
<section identifier> <value>
```

## EDA\_EXDES\_CUSTOM\_SIM\_SCRIPT\_VCS

Specify custom simulation script for VCS that should be launched with the simulation flow

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_EXDES_CUSTOM_SIM_SCRIPT_VCS -section_id <section identifier> <value>
```



## EDA\_EXDES\_CUSTOM\_SIM\_SCRIPT\_VCSMX

Specify custom simulation script for VCSMX that should be launched with the simulation flow

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_EXDES_CUSTOM_SIM_SCRIPT_VCSMX -section_id  
<section identifier> <value>
```

## EDA\_EXDES\_CUSTOM\_SIM\_SCRIPT\_XCELIUM

Specify custom simulation script for XCELIUM that should be launched with the simulation flow

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_EXDES_CUSTOM_SIM_SCRIPT_XCELIUM -section_id
<section identifier> <value>
```

## EDA\_EXTRA\_COMPILE\_OPTION\_FOR\_IP

Additional custom compilation options for one or more simulators to be applied on the IP Verilog and VHDL RTL. E.g. `questa=my_questa_options : vcs=my_vcs_options : vcsmx=my_vcsmx_options : activehdl=my_activehdl_options : xcelium=my_xcelium_options : rivierapro=my_activehdl_options`

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_EXTRA_COMPILE_OPTION_FOR_IP -section_id <section identifier> <value>  
set_global_assignment -name EDA_EXTRA_COMPILE_OPTION_FOR_IP -entity <entity name> -section_id <section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_EXTRA\_COMPILE\_OPTION\_FOR\_NON\_IP

Additional custom compilation options for one or more simulators to be applied on the Non-IP Verilog and VHDL RTL. E.g. `questa=my_questa_options : vcs=my_vcs_options : vcsmx=my_vcsmx_options : activehdl=my_activehdl_options : xcelium=my_xcelium_options : rivierapro=my_activehdl_options`

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_EXTRA_COMPILE_OPTION_FOR_NON_IP -section_id
<section identifier> <value>
set_global_assignment -name EDA_EXTRA_COMPILE_OPTION_FOR_NON_IP -entity <entity
name> -section_id <section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_EXTRA\_ELAB\_OPTION

Additional custom simulation elaboration options for one or more simulators. E.g.  
questa=my\_questa\_options : vcs=my\_vcs\_options : vcsmx=my\_vcsmx\_options :  
activehdl=my\_activehdl\_options : xcelium=my\_xcelium\_options :  
rivierapro=my\_activehdl\_options

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_EXTRA_ELAB_OPTION -section_id <section  
identifier> <value>  
set_global_assignment -name EDA_EXTRA_ELAB_OPTION -entity <entity name> -  
section_id <section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_EXTRA\_SIM\_OPTION

Additional custom simulation options for one or more simulators. E.g.  
 questa=my\_questa\_options : vcs=my\_vcs\_options : vcsmx=my\_vcsmx\_options :  
 activehdl=my\_activehdl\_options : xcelium=my\_xcelium\_options :  
 rivierapro=my\_activehdl\_options

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_EXTRA_SIM_OPTION -section_id <section
identifier> <value>
set_global_assignment -name EDA_EXTRA_SIM_OPTION -entity <entity name> -
section_id <section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_EXTRA\_VERILOG\_COMPILE\_OPTION\_FOR\_IP

Additional custom compilation options for one or more simulators to be applied on the IP Verilog RTL. E.g. questa=my\_questa\_options : vcs=my\_vcs\_options : vcsmx=my\_vcsmx\_options : activehdl=my\_activehdl\_options : xcelium=my\_xcelium\_options : rivierapro=my\_activehdl\_options

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_EXTRA_VERILOG_COMPILE_OPTION_FOR_IP -section_id  
<section identifier> <value>  
set_global_assignment -name EDA_EXTRA_VERILOG_COMPILE_OPTION_FOR_IP -entity  
<entity name> -section_id <section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_EXTRA\_VERILOG\_COMPILE\_OPTION\_FOR\_NON\_IP

Additional custom compilation options for one or more simulators to be applied on the Non-IP Verilog RTL. E.g. `questa=my_questa_options : vcs=my_vcs_options : vcsmx=my_vcsmx_options : activehdl=my_activehdl_options : xcelium=my_xcelium_options : rivierapro=my_activehdl_options`

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_EXTRA_VERILOG_COMPILE_OPTION_FOR_NON_IP -
section_id <section identifier> <value>
set_global_assignment -name EDA_EXTRA_VERILOG_COMPILE_OPTION_FOR_NON_IP -entity
<entity name> -section_id <section identifier> <value>
```

### Default Value

, requires section identifier



## EDA\_EXTRA\_VHDL\_COMPILE\_OPTION\_FOR\_IP

Additional custom compilation options for one or more simulators to be applied on the IP VHDL RTL. E.g. questa=my\_questa\_options : vcs=my\_vcs\_options : vcsmx=my\_vcsmx\_options : activehdl=my\_activehdl\_options : xcelium=my\_xcelium\_options : rivierapro=my\_activehdl\_options

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_EXTRA_VHDL_COMPILE_OPTION_FOR_IP -section_id  
<section identifier> <value>  
set_global_assignment -name EDA_EXTRA_VHDL_COMPILE_OPTION_FOR_IP -entity <entity  
name> -section_id <section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_EXTRA\_VHDL\_COMPILE\_OPTION\_FOR\_NON\_IP

Additional custom compilation options for one or more simulators to be applied on the Non-IP VHDL RTL. E.g. questa=my\_questa\_options : vcs=my\_vcs\_options : vcsmx=my\_vcsmx\_options : activehdl=my\_activehdl\_options : xcelium=my\_xcelium\_options : rivierapro=my\_activehdl\_options

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_EXTRA_VHDL_COMPILE_OPTION_FOR_NON_IP -section_id
<section identifier> <value>
set_global_assignment -name EDA_EXTRA_VHDL_COMPILE_OPTION_FOR_NON_IP -entity
<entity name> -section_id <section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_FLATTEN\_BUSES

Flattens all buses when creating the VHDL Output File (.vho). You should turn on this option if your third-party EDA environment does not support buses.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_FLATTEN_BUSES -section_id <section identifier>  
<value>  
set_global_assignment -name EDA_FLATTEN_BUSES -entity <entity name> -section_id  
<section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_FORCE\_GATE\_LEVEL\_REG\_INIT\_X

Modifies output gate level simulation netlist to force all registers to initialize to X (don't care) and propagate X

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_FORCE_GATE_LEVEL_REG_INIT_X -section_id <section identifier> <value>
set_global_assignment -name EDA_FORCE_GATE_LEVEL_REG_INIT_X -entity <entity name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_FORMAL\_VERIFICATION\_ALLOW\_RETIMING

Allow register retiming to be turned on for formal verification

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_FORMAL_VERIFICATION_ALLOW_RETIMING -section_id  
<section identifier> <value>  
set_global_assignment -name EDA_FORMAL_VERIFICATION_ALLOW_RETIMING -entity  
<entity name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_FORMAL\_VERIFICATION\_TOOL

Specifies the EDA third-party tool used for formal verification.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_FORMAL_VERIFICATION_TOOL <value>
set_global_assignment -name EDA_FORMAL_VERIFICATION_TOOL -entity <entity name>
<value>
```

### Default Value

<None>

## EDA\_FV\_HIERARCHY

Determines how the hierarchy of design entities is to be processed during compilation. 'BLACKBOX' setting causes the entity to be handled as a black-box in the EDA flow. 'NONE' setting is the default and means no special handling to be done. The option applies only to the design entity to which it is assigned; lower-level entities do not inherit their parent entity's setting for this option.

### Type

Enumeration

### Values

- BLACKBOX
- Off

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_FV_HIERARCHY -entity <entity name> <value>  
set_instance_assignment -name EDA_FV_HIERARCHY -to <to> -entity <entity name>  
<value>
```

## EDA\_GENERATE\_POWER\_INPUT\_FILE

Generates a Power Input File (.pwf) to perform power analysis in the Quartus Prime software when using third-party simulation tools.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_GENERATE_POWER_INPUT_FILE -section_id <section
identifier> <value>
set_global_assignment -name EDA_GENERATE_POWER_INPUT_FILE -entity <entity name> -
section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier



## EDA\_GENERATE\_SDF\_FOR\_POWER

Enable generation of SDO file containing delay estimates back-annotated on design netlist for improved accuracy of power estimates. This is only supported for Verilog Output simulation in ModelSim

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name EDA_GENERATE_SDF_FOR_POWER -section_id <section identifier> <value>  
set_global_assignment -name EDA_GENERATE_SDF_FOR_POWER -entity <entity name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_GENERATE\_TIMING\_CLOSURE\_DATA

Generates back-annotation data for performing in-place optimization with the LeonardoSpectrum software.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_GENERATE_TIMING_CLOSURE_DATA -section_id
<section identifier> <value>
set_global_assignment -name EDA_GENERATE_TIMING_CLOSURE_DATA -entity <entity
name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_IBIS\_AMI

Enable or disable IBIS-AMI feature for IBIS Writer (GPIO only)

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Syntax

```
set_global_assignment -name EDA_IBIS_AMI -section_id <section identifier> <value>  
set_global_assignment -name EDA_IBIS_AMI -entity <entity name> -section_id  
<section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_IBIS\_EXTENDED\_MODEL\_SELECTOR

Enable or disable information about related IO Standards in the model selector section of IBIS files. Will turn on EDA\_IBIS\_MODEL\_SELECTOR when set to true.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_IBIS_EXTENDED_MODEL_SELECTOR -section_id
<section identifier> <value>
set_global_assignment -name EDA_IBIS_EXTENDED_MODEL_SELECTOR -entity <entity
name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_IBIS\_MODEL\_SELECTOR

Enable or disable model selector feature for IBIS Writer

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_IBIS_MODEL_SELECTOR -section_id <section  
identifier> <value>  
set_global_assignment -name EDA_IBIS_MODEL_SELECTOR -entity <entity name> -  
section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_IBIS\_MUTUAL\_COUPLING

Allows you to print the per pin RLC package model with mutual coupling when generating IBIS Output Files (.ibs) with the EDA Netlist Writer. The lumped RLC package model information appears in the IBIS Output File.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Syntax

```
set_global_assignment -name EDA_IBIS_MUTUAL_COUPLING -section_id <section  
identifier> <value>  
set_global_assignment -name EDA_IBIS_MUTUAL_COUPLING -entity <entity name> -  
section_id <section identifier> <value>
```

## EDA\_IBIS\_PRE\_SYNTH

Enable or disable the pre-synthesis IBIS generation feature for IBIS Writer.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_IBIS_PRE_SYNTH -section_id <section identifier>  
<value>  
set_global_assignment -name EDA_IBIS_PRE_SYNTH -entity <entity name> -section_id  
<section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_IBIS\_SPECIFICATION\_VERSION

Specifies the IBIS Specification version.

### Type

Enumeration

### Values

- 4p2
- 5p0

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Syntax

```
set_global_assignment -name EDA_IBIS_SPECIFICATION_VERSION -section_id <section
identifier> <value>
```



## EDA\_IPFS\_FILE

Specifies the library to which IPFS file should be compiled

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_IPFS_FILE -section_id <section identifier>  
<value>
```

## EDA\_LAUNCH\_CMD\_LINE\_TOOL

Allows you to launch third-party EDA tools in the command-line mode rather than opening the graphical user interface.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_LAUNCH_CMD_LINE_TOOL -section_id <section
identifier> <value>
set_global_assignment -name EDA_LAUNCH_CMD_LINE_TOOL -entity <entity name> -
section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_MAP\_ILLEGAL\_CHARACTERS

Maps the vertical bar (|), tilde (~), and colon (:) characters in Quartus Prime hierarchical node names to the legal Verilog HDL characters z, x, and underscore (\_), respectively, in Verilog Output Files. Turning on this option also maps other illegal non-alphanumeric characters, including brackets [], parentheses (), angle brackets <>, and braces {} to underscores (\_).

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_MAP_ILLEGAL_CHARACTERS -section_id <section identifier> <value>  
set_global_assignment -name EDA_MAP_ILLEGAL_CHARACTERS -entity <entity name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_NATIVELINK\_GENERATE\_SCRIPT\_ONLY

Found this obsolete setting EDA\_NATIVELINK\_GENERATE\_SCRIPT\_ONLY in the project QSF. Remove it and retry. This might have happened when the project was migrated from Quartus Standard.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name EDA_NATIVELINK_GENERATE_SCRIPT_ONLY -section_id  
<section identifier> <value>
```

### Default Value

On, requires section identifier

## EDA\_NATIVELINK\_PORTABLE\_FILE\_PATHS

Specifies that the file paths in the generated third-party EDA tool command scripts should be written out using relative paths for design and testbench files, and by using a variable to refer to Quartus Prime simulation library path.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_NATIVELINK_PORTABLE_FILE_PATHS -section_id  
<section identifier> <value>  
set_global_assignment -name EDA_NATIVELINK_PORTABLE_FILE_PATHS -entity <entity  
name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_NATIVELINK\_SIMULATION\_SETUP\_SCRIPT

Specify the script for EDA Tool. After compiling models, design files and test bench files, Native Link uses this script to set up the simulation

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_NATIVELINK_SIMULATION_SETUP_SCRIPT -section_id
<section identifier> <value>
```

## EDA\_NATIVELINK\_SIMULATION\_TEST\_BENCH

Specify the active logical name of the test bench, that will be used to perform NativeLink Simulation

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_NATIVELINK_SIMULATION_TEST_BENCH -section_id  
<section identifier> <value>
```

## EDA\_NETLIST\_WRITER\_OUTPUT\_DIR

Specify the output directory for EDA Netlist Writer

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_NETLIST_WRITER_OUTPUT_DIR -section_id <section
identifier> <value>
```



## EDA\_PRECOMPILED\_LIBRARY\_FOR\_QUESTASIM

Specify the precompiled simulation library path for QUESTASIM, if available.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_PRECOMPILED_LIBRARY_FOR_QUESTASIM -section_id  
<section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_PRECOMPILED\_LIBRARY\_FOR\_RIVIERAPRO

Specify the precompiled simulation library path for RIVIERAPRO, if available.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_PRECOMPILED_LIBRARY_FOR_RIVIERAPRO -section_id
<section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_PRECOMPILED\_LIBRARY\_FOR\_VCS\_MX

Specify the precompiled simulation library path for VCS-MX, if available.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_PRECOMPILED_LIBRARY_FOR_VCS_MX -section_id  
<section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_PRECOMPILED\_LIBRARY\_FOR\_XCELIUM

Specify the precompiled simulation library path for XCELIUM, if available.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_PRECOMPILED_LIBRARY_FOR_XCELIUM -section_id
<section identifier> <value>
```

### Default Value

, requires section identifier

## EDA\_RESYNTHESIS\_TOOL

Specifies the EDA tool used for resynthesis.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_RESYNTHESIS_TOOL <value>  
set_global_assignment -name EDA_RESYNTHESIS_TOOL -entity <entity name> <value>
```

### Default Value

<None>

## EDA\_RTL\_SIMULATION\_RUN\_SCRIPT

Specifies the script file for performing RTL simulation using third-party simulation software.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_RTL_SIMULATION_RUN_SCRIPT -section_id <section
identifier> <value>
set_global_assignment -name EDA_RTL_SIMULATION_RUN_SCRIPT -entity <entity name> -
section_id <section identifier> <value>
```

## EDA\_RTL\_SIM\_MODE

Enables the Advanced Options - VHDL or Verilog Simulation options for Test Bench mode or Command/macro mode.

### Type

Enumeration

### Values

- COMMAND\_MACRO\_MODE
- NOT\_USED
- TEST\_BENCH\_MODE

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_RTL_SIM_MODE -section_id <section identifier>  
<value>  
set_global_assignment -name EDA_RTL_SIM_MODE -entity <entity name> -section_id  
<section identifier> <value>
```

### Default Value

TEST\_BENCH\_MODE, requires section identifier

## EDA\_RTL\_TEST\_BENCH\_FILE\_NAME

Specifies the RTL simulation test bench file name for Test Bench Mode. File type can be a VHDL Test Bench File (.vht), VHDL File (.vhd), Verilog HDL Test Bench File (.vt), or Verilog HDL file (.v).

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_RTL_TEST_BENCH_FILE_NAME -section_id <section
identifier> <value>
set_global_assignment -name EDA_RTL_TEST_BENCH_FILE_NAME -entity <entity name> -
section_id <section identifier> <value>
```



## EDA\_RTL\_TEST\_BENCH\_NAME

Specifies the name of top-level test bench in RTL simulation test bench file.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_RTL_TEST_BENCH_NAME -section_id <section  
identifier> <value>  
set_global_assignment -name EDA_RTL_TEST_BENCH_NAME -entity <entity name> -  
section_id <section identifier> <value>
```

## EDA\_RTL\_TEST\_BENCH\_RUN\_FOR

Specifies the time duration for RTL simulation using third-party simulation.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_RTL_TEST_BENCH_RUN_FOR -section_id <section
identifier> <value>
set_global_assignment -name EDA_RTL_TEST_BENCH_RUN_FOR -entity <entity name> -
section_id <section identifier> <value>
```

## EDA\_SDC\_FILE\_NAME

Name of Design Constraints file to be sourced in scripts generated for third party tools

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_SDC_FILE_NAME -section_id <section identifier>  
<value>  
set_global_assignment -name EDA_SDC_FILE_NAME -entity <entity name> -section_id  
<section identifier> <value>
```

## EDA\_SIMULATION\_GENERATE\_SCRIPT\_ONLY

Allows you to generate only the command scripts for the third-party EDA tool and does not launch the simulation

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name EDA_SIMULATION_GENERATE_SCRIPT_ONLY -section_id
<section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_SIMULATION\_RUN\_SCRIPT

Specifies the script file for running a third-party simulation in Command/macro mode.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_SIMULATION_RUN_SCRIPT -section_id <section  
identifier> <value>  
set_global_assignment -name EDA_SIMULATION_RUN_SCRIPT -entity <entity name> -  
section_id <section identifier> <value>
```

## EDA\_SIMULATION\_SETUP\_SCRIPT

Specify the script for EDA Tool. After compiling models, design files and test bench files, Simulation flow uses this script to set up the simulation

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_SIMULATION_SETUP_SCRIPT -section_id <section
identifier> <value>
```

## EDA\_SIMULATION\_STAGE\_FOR\_GATE\_LEVEL

Allows you to choose a flow task after which your Gate-level simulation should be run.

### Type

Enumeration

### Values

- FITTER
- FITTER\_FINALIZE
- FITTER\_IMPLEMENT
- MOST\_RECENT
- PLACE
- PLAN
- RETIME
- ROUTE
- SYNTHESIS

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name EDA_SIMULATION_STAGE_FOR_GATE_LEVEL -section_id  
<section identifier> <value>
```

### Default Value

MOST\_RECENT, requires section identifier

## EDA\_SIMULATION\_START\_WITH\_CLEAN\_DIR

Allows you to clean or retain the simulation directory created by the previous simulation run.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name EDA_SIMULATION_START_WITH_CLEAN_DIR -section_id
<section identifier> <value>
```

### Default Value

On, requires section identifier



## EDA\_SIMULATION\_TOOL

Specifies the third-party EDA tool used for simulation.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_SIMULATION_TOOL <value>  
set_global_assignment -name EDA_SIMULATION_TOOL -entity <entity name> <value>
```

### Default Value

Questa Intel FPGA (Verilog)

## EDA\_SIMULATION\_TYPE

Allows you to choose RTL simulation or Gate-Level simulation.

### Type

Enumeration

### Values

- GATE
- RTL

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name EDA_SIMULATION_TYPE -section_id <section identifier>
<value>
```

### Default Value

RTL, requires section identifier

## EDA\_SIMULATION\_WAVE\_FILE\_QUESTA\_INTEL

Specify the saved wave do file to be used with QUESTA INTEL FPGA Simulator

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_SIMULATION_WAVE_FILE_QUESTA_INTEL -section_id  
<section identifier> <value>
```

## EDA\_TEST\_BENCH\_DESIGN\_INSTANCE\_NAME

Specifies the instance name of the design entity in the test bench file.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_DESIGN_INSTANCE_NAME -section_id
<section identifier> <value>
set_global_assignment -name EDA_TEST_BENCH_DESIGN_INSTANCE_NAME -entity <entity
name> -section_id <section identifier> <value>
```

## EDA\_TEST\_BENCH\_ENABLE\_STATUS

Enables the Advanced Options - VHDL or Verilog Simulation options for Test Bench mode or Command/macro mode.

### Type

Enumeration

### Values

- COMMAND\_MACRO\_MODE
- NOT\_USED
- TEST\_BENCH\_MODE

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS -section_id <section identifier> <value>  
set_global_assignment -name EDA_TEST_BENCH_ENABLE_STATUS -entity <entity name> -section_id <section identifier> <value>
```

### Default Value

NOT\_USED, requires section identifier

## EDA\_TEST\_BENCH\_ENTITY\_MODULE\_NAME

Specifies the top-level design entity in the test bench file.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_ENTITY_MODULE_NAME -section_id
<section identifier> <value>
set_global_assignment -name EDA_TEST_BENCH_ENTITY_MODULE_NAME -entity <entity
name> -section_id <section identifier> <value>
```

## EDA\_TEST\_BENCH\_EXTRA\_ALTERA\_SIM\_LIB

Tells NativeLink to add extra simulation libraries to the specified module. This is required by the memory controllers (both new and legacy).

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_EXTRA_ALTERA_SIM_LIB -section_id  
<section identifier> <value>
```

## EDA\_TEST\_BENCH\_FILE

Associates a test bench file with the logical test bench name

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_FILE -section_id <section identifier>
<value>
```



## EDA\_TEST\_BENCH\_FILE\_NAME

Specifies the test bench file name for Test Bench Mode. File type can be a VHDL Test Bench File (.vht), Verilog HDL Test Bench File (.vt), or another design file type.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_FILE_NAME -section_id <section  
identifier> <value>  
set_global_assignment -name EDA_TEST_BENCH_FILE_NAME -entity <entity name> -  
section_id <section identifier> <value>
```

## EDA\_TEST\_BENCH\_GATE\_LEVEL\_NETLIST\_LIBRARY

Specify the simulation library to which Gate Level Netlist will be compiled

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_GATE_LEVEL_NETLIST_LIBRARY -
section_id <section identifier> <value>
```

## EDA\_TEST\_BENCH\_MODULE\_NAME

Associates a test bench file with the logical test bench name

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_MODULE_NAME -section_id <section  
identifier> <value>
```

## EDA\_TEST\_BENCH\_NAME

Define a logical name for test bench. Each test bench logical name has associated section, containing test bench information, and section\_id being the logical test bench name.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_NAME -section_id <section identifier>
<value>
```

## EDA\_TEST\_BENCH\_RUN\_FOR

Specifies the simulation run time for a third-party simulation in Test Bench Mode.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_RUN_FOR -section_id <section  
identifier> <value>  
set_global_assignment -name EDA_TEST_BENCH_RUN_FOR -entity <entity name> -  
section_id <section identifier> <value>
```

## EDA\_TEST\_BENCH\_RUN\_SIM\_FOR

Specify the time interval for running EDA Simulation

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_RUN_SIM_FOR -section_id <section
identifier> <value>
```

## EDA\_TEST\_BENCH\_TOP\_MODULE

Associates a test bench file with the logical test bench name for simulation

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_TEST_BENCH_TOP_MODULE -section_id <section  
identifier> <value>
```

## EDA\_TIME\_SCALE

Specifies the time unit used to represent timing delays in each Verilog Output File. The value for the Time Scale option may be between 0.001 ns and 10ns, and should be a multiple of 10.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_TIME_SCALE -section_id <section identifier>
<value>
set_global_assignment -name EDA_TIME_SCALE -entity <entity name> -section_id
<section identifier> <value>
```



## EDA\_TIMING\_ANALYSIS\_TOOL

Specifies the EDA third-party tool used for timing analysis.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_TIMING_ANALYSIS_TOOL <value>  
set_global_assignment -name EDA_TIMING_ANALYSIS_TOOL -entity <entity name>  
<value>
```

### Default Value

<None>

## EDA\_TRUNCATE\_LONG\_HIERARCHY\_PATHS

Truncate hierarchical node names to 80 characters.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_TRUNCATE_LONG_HIERARCHY_PATHS -section_id
<section identifier> <value>
set_global_assignment -name EDA_TRUNCATE_LONG_HIERARCHY_PATHS -entity <entity
name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_USER\_COMPILED\_SIMULATION\_LIBRARY\_DIRECTORY

Specify the directory where you store the library generated with the EDA Simulation Library Compiler tool. Note: Do not use this option to specify the directory for ModelSim - Intel FPGA precompiled libraries or Active-HDL precompiled libraries.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDA_USER_COMPILED_SIMULATION_LIBRARY_DIRECTORY -  
section_id <section identifier> <value>
```

### Default Value

<None>, requires section identifier

## EDA\_VHDL\_ARCH\_NAME

Specify the name of Architecture in the generated VHDL simulation netlist.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_VHDL_ARCH_NAME -section_id <section identifier>
<value>
```

### Default Value

structure, requires section identifier

## EDA\_WAIT\_FOR\_GUI\_TOOL\_COMPLETION

Specifies that NativeLink should wait for the EDA tool GUI launched by it to finish.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EDA_WAIT_FOR_GUI_TOOL_COMPLETION -section_id  
<section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_WRITER\_DONT\_WRITE\_TOP\_ENTITY

Do not write top-level entity in VHDL Output File (.vho).

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_WRITER_DONT_WRITE_TOP_ENTITY -section_id
<section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_WRITE\_DEVICE\_CONTROL\_PORTS

Add the devpor, devclrn, and devcoe signals in the design as input ports in the top-level design hierarchy in the Verilog or VHDL simulation netlist for the project.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_WRITE_DEVICE_CONTROL_PORTS -section_id <section identifier> <value>  
set_global_assignment -name EDA_WRITE_DEVICE_CONTROL_PORTS -entity <entity name> -section_id <section identifier> <value>
```

### Default Value

Off, requires section identifier

## EDA\_WRITE\_NODES\_FOR\_POWER\_ESTIMATION

Write script for Simulation tool to generate VCD file for outputs for power estimation.

### Type

Enumeration

### Values

- ALL\_NODES
- NO\_COMBINATIONAL\_OUTPUT
- Off

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name EDA_WRITE_NODES_FOR_POWER_ESTIMATION -section_id
<section identifier> <value>
set_global_assignment -name EDA_WRITE_NODES_FOR_POWER_ESTIMATION -entity <entity
name> -section_id <section identifier> <value>
```

### Default Value

OFF, requires section identifier



## Equivalence Checker Assignments

### EQC\_AUTO\_BREAK\_CONE

Enable EQC for auto cone break when compare is abort.

#### Type

Boolean

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Syntax

```
set_global_assignment -name EQC_AUTO_BREAK_CONE <value>
```

#### Default Value

On

## EQC\_AUTO\_COMP\_LOOP\_CUT

Enable EQC for auto cut comp loop.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_AUTO_COMP_LOOP_CUT <value>
```

### Default Value

On

## EQC\_AUTO\_INVERSION

Enable EQC for auto check inversion level.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_AUTO_INVERSION <value>
```

### Default Value

On

## EQC\_AUTO\_PORTSWAP

Enable EQC auto swap the port.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_AUTO_PORTSWAP <value>
```

### Default Value

On

## EQC\_AUTO\_TERMINATE

Enable auto terminates when conclusion(not equivalent or undecided) is met.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_AUTO_TERMINATE <value>
```

### Default Value

On

## EQC\_BBOX\_MERGE

Enable EQC automatic merge black box.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_BBOX_MERGE <value>
```

### Default Value

On

## EQC\_CONSTANT\_DFF\_DETECTION

Enable EQC automatic constant DFF detection

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_CONSTANT_DFF_DETECTION <value>
```

### Default Value

On

## EQC\_DETECT\_DONT\_CARES

Enable EQC detect don't cares.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_DETECT_DONT_CARES <value>
```

### Default Value

On



## EQC\_DFF\_SS\_EMULATION

Enable EQC DFF secondary signal emulation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_DFF_SS_EMULATION <value>
```

### Default Value

On

## EQC\_DUPLICATE\_DFF\_DETECTION

Enable EQC automatic duplicate DFF detection

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_DUPLICATE_DFF_DETECTION <value>
```

### Default Value

On

## EQC\_LVDS\_MERGE

Enable EQC automatic merge LVDS.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_LVDS_MERGE <value>
```

### Default Value

On

## EQC\_MAC\_REGISTER\_UNPACK

Enable EQC for auto unpack MAC register.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_MAC_REGISTER_UNPACK <value>
```

### Default Value

On

## EQC\_PARAMETER\_CHECK

Enable EQC check parameter.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_PARAMETER_CHECK <value>
```

### Default Value

On

## EQC\_POWER\_UP\_COMPARE

Enable EQC for comparing on the power-up level .

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_POWER_UP_COMPARE <value>
```

### Default Value

Off

## EQC\_RAM\_REGISTER\_UNPACK

Enable EQC for auto unpack RAM register.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_RAM_REGISTER_UNPACK <value>
```

### Default Value

On

## EQC\_RAM\_UNMERGING

Enable EQC automatic unmerge RAM.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_RAM_UNMERGING <value>
```

### Default Value

On



## EQC\_RENAMING\_RULES

Enable EQC use renaming rules.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_RENAMING_RULES <value>
```

### Default Value

On

## EQC\_RENAMING\_RULES\_LIST

Store eqc renaming rules

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EQC_RENAMING_RULES_LIST <value>
```

## EQC\_SET\_PARTITION\_BB\_TO\_VCC\_GND

Enable EQC for set partition Black-box unconnected input to VCC or GND.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_SET_PARTITION_BB_TO_VCC_GND <value>
```

### Default Value

On

## EQC\_SHOW\_ALL\_MAPPED\_POINTS

Enable EQC show all mapped points.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_SHOW_ALL_MAPPED_POINTS <value>
```

### Default Value

Off

## EQC\_STRUCTURE\_MATCHING

Enable EQC for map using structure matching.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_STRUCTURE_MATCHING <value>
```

### Default Value

On

## EQC\_SUB\_CONE\_REPORT

Enable EQC show sub cone report.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name EQC_SUB_CONE_REPORT <value>
```

### Default Value

Off

## Fitter Assignments

### ACTIVE\_SERIAL\_CLOCK

Specifies the clock source for Fast Active Serial programming.

#### Type

Enumeration

#### Values

- AS\_FREQ\_100MHZ
- AS\_FREQ\_108MHZ
- AS\_FREQ\_115MHZ\_IOSC
- AS\_FREQ\_125MHZ
- AS\_FREQ\_133MHZ
- AS\_FREQ\_166MHZ
- AS\_FREQ\_166\_6MHZ
- AS\_FREQ\_25MHZ
- AS\_FREQ\_25MHZ\_IOSC
- AS\_FREQ\_38MHZ\_IOSC
- AS\_FREQ\_50MHZ
- AS\_FREQ\_58MHZ\_IOSC
- AS\_FREQ\_71\_5MHZ
- AS\_FREQ\_77MHZ\_IOSC
- AS\_FREQ\_80MHZ
- CLKUSR
- FREQ\_100MHz
- FREQ\_12\_5MHz
- FREQ\_20MHz
- FREQ\_25MHz
- FREQ\_40MHz
- FREQ\_50MHz

#### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10
- eASIC N5X

## Notes

This assignment is included in the Fitter report.

## Syntax

```
set_global_assignment -name ACTIVE_SERIAL_CLOCK <value>
```

## Example

```
set_global_assignment -name active_serial_clock "CLKUSR"
```

## See Also

USER\_START\_UP\_CLOCK



## ALLOW\_ROUTING\_TO\_PERIPHERY\_THROUGH\_GLOBAL\_NETWORK

Specifies that a signal can be routed from an IO pin to periphery destinations using global routing paths. This allows the router to consider global and non-global routing paths and does not guarantee that a signal will be routed using global routing paths. Additionally, this will not route the signal to its destinations in a skew balanced manner. Only supported for Stratix 10 devices.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name ALLOW_ROUTING_TO_PERIPHERY_THROUGH_GLOBAL_NETWORK -  
to <to> <value>  
set_instance_assignment -name ALLOW_ROUTING_TO_PERIPHERY_THROUGH_GLOBAL_NETWORK -  
from <from> -to <to> <value>
```

### Example

```
set_instance_assignment -name ALLOW_ROUTING_TO_PERIPHERY_THROUGH_GLOBAL_NETWORK  
ON -to clk
```

## ALLOW\_SEU\_FAULT\_INJECTION

Allow SEU fault injection.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name ALLOW_SEU_FAULT_INJECTION <value>
```

### Example

```
set_global_assignment -name ALLOW_SEU_FAULT_INJECTION ON
```

## ALLOW\_VCCR\_VCCT\_PER\_BANK

Allow VCCR VCCT power supply to be set per-six-bank instead of per-Crete

### Type

Boolean

### Device Support

- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name ALLOW_VCCR_VCCT_PER_BANK <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ALLOW_VCCR_VCCT_PER_BANK ON
```

## ALM\_REGISTER\_PACKING\_EFFORT

This guides how aggressively the Fitter will pack ALMs when trying to place registers into desired LAB locations. Specifically, this option can be used to increase the usage of secondary register locations during placement. Increasing ALM packing density may lower the number of ALMs needed to fit the design but it may also reduce routing flexibility and timing performance. It should also be noted that this setting is used as a hint for the Fitter only. Low - The Fitter will avoid ALM packing configurations that combine LUTs and registers which have no direct connectivity. Avoiding these configurations may improve timing performance but will increase the number of ALMs used to implement the design. Medium - The Fitter allows some configurations that combine unconnected LUTs and registers to be implemented in ALM locations. The Fitter will make more usage of secondary register locations within the ALM.> High - The Fitter enables all legal and desired ALM packing configurations. In dense designs, the Fitter will automatically increase the ALM register packing effort as required to enable the design to fit.

### Type

Enumeration

### Values

- High
- Low
- Medium

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name ALM_REGISTER_PACKING_EFFORT <value>
```

### Default Value

Medium

## ANTI\_TAMPER\_RESPONSE\_FAILED

Output to indicate an anti-tampering response failed.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ANTI_TAMPER_RESPONSE_FAILED <value>
```

### Default Value

Off

## AUTO\_ANALYZE\_METASTABILITY

Specifies whether synchronization register chains detected with the 'Auto' setting of the Synchronizer Identification option are analyzed for metastability. When this option is disabled, only 'Forced' or 'Forced if Asynchronous' chains are analyzed for metastability. When a synchronization register chain is analyzed for metastability, then its registers are optimized for improved Mean Time Between Failure (MTBF) as long as the Optimize Design for Metastability option is turned on, and the Timing Analyzer reports the metastability MTBF for the chain if it meets the design timing requirements.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name AUTO_ANALYZE_METASTABILITY <value>
set_global_assignment -name AUTO_ANALYZE_METASTABILITY -entity <entity name>
<value>
set_instance_assignment -name AUTO_ANALYZE_METASTABILITY -to <to> -entity
<entity name> <value>
```

### Default Value

Off

## AUTO\_DELAY\_CHAINS

Allows the Fitter to choose the optimal delay chain to meet tsu and tco timing requirements for all I/O elements. Turning on this option may reduce the number of tsu violations while introducing a minimal number of th violations. Turning on this option does not override delay chain settings on individual nodes.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name AUTO_DELAY_CHAINS <value>
```

## AUTO\_DELAY\_CHAINS\_FOR\_HIGH\_FANOUT\_INPUT\_PINS

Allows the Fitter to choose how to optimize the delay chains for high fanout input pins. You must enable the Auto Delay Chains option for this option to work. Enabling this option may reduce the number of tsu violation, but the compile time increases significantly, as the Fitter tries to optimize the settings for all fanouts.

### Type

Enumeration

### Values

- Off
- On

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name AUTO_DELAY_CHAINS_FOR_HIGH_FANOUT_INPUT_PINS <value>
```

### Default Value

OFF



## AUTO\_GLOBAL\_CLOCK

Allows the Compiler to choose the signal that feeds the most clock inputs to flipflops as a global clock signal that is made available throughout the device on the global routing paths. If you want to prevent the Compiler from automatically selecting a particular signal as global clock, set the Global Signal option to 'Off' on that signal.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name AUTO_GLOBAL_CLOCK <value>  
set_global_assignment -name AUTO_GLOBAL_CLOCK -entity <entity name> <value>  
set_instance_assignment -name AUTO_GLOBAL_CLOCK -to <to> -entity <entity name>  
<value>
```

### Default Value

On

## AUTO\_GLOBAL\_REGISTER\_CONTROLS

Allows the Compiler to choose the signals that feed the most control signal inputs to flipflops (excluding clock signals) as global signals that are made available throughout the device on the global routing paths. Depending on the target device family, these control signals can include asynchronous clear and load, synchronous clear and load, clock enable, and preset signals. If you want to prevent the Compiler from automatically selecting a particular signal as global register control signal, set the Global Signal option to 'Off' on that signal.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name AUTO_GLOBAL_REGISTER_CONTROLS <value>
set_global_assignment -name AUTO_GLOBAL_REGISTER_CONTROLS -entity <entity name>
<value>
set_instance_assignment -name AUTO_GLOBAL_REGISTER_CONTROLS -to <to> -entity
<entity name> <value>
```

### Default Value

On

## AUTO\_RESERVE\_CLKUSR\_FOR\_CALIBRATION

Automatically reserve CLKUSR pin for calibration purposes

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name AUTO_RESERVE_CLKUSR_FOR_CALIBRATION <value>
```

### Default Value

On

### Example

```
set_global_assignment -name AUTO_RESERVE_CLKUSR_FOR_CALIBRATION OFF
```

## BASE\_PIN\_OUT\_FILE\_ON\_SAMEFRAME\_DEVICE

Directs the Compiler to base the Pin-Out File (.pin) and floorplan package views on the largest selected SameFrame device.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name BASE_PIN_OUT_FILE_ON_SAMEFRAME_DEVICE <value>
```

### Default Value

Off

## BLOCK\_RAM\_AND\_MLAB\_EQUIVALENT\_PAUSED\_READ\_CAPABILITIES

Controls whether RAMs implemented in MLAB cells must have equivalent pause read capabilities as RAMs implemented in block RAM. Pausing a read is the ability to keep around the last read value when reading is disabled. Allowing differences in paused read capabilities will provide the fitter more flexibility in implementing RAMs using MLAB cells. If this option is set to 'Don't Care', the Fitter may convert RAMs to MLAB cells even if they won't have equivalent paused read capabilities to a block RAM implementation. The Fitter will also output an information message notifying the user of RAMs with different paused read capabilities. If this option is set to 'Care', the Fitter will not convert RAMs to MLAB cells unless they have the equivalent paused read capabilities to a block RAM implementation. To allow the fitter the most flexibility in deciding which RAMs are implemented using MLAB cells, set this option to 'Don't Care'.

### Type

Enumeration

### Values

- Care
- Dont Care

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name  
BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES <value>  
set_global_assignment -name  
BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES -entity <entity name>  
<value>  
set_instance_assignment -name  
BLOCK_RAM_AND_MLAB_EQUIVALENT_PAUSED_READ_CAPABILITIES -to <to> -entity <entity  
name> <value>
```

### Default Value

Care

## BLOCK\_RAM\_AND\_MLAB\_EQUIVALENT\_POWER\_UP\_CONDITIONS

Controls whether RAMs implemented in MLAB cells must have equivalent power up conditions as RAMs implemented in block RAM. Power up conditions occur when the device is powered up or globally reset. Allowing non-equivalent power up conditions will provide the fitter more flexibility in implementing RAMs using MLAB cells. If this option is set to 'Auto', the Fitter may convert RAMs to MLAB cells even if they won't have equivalent power up conditions to a block RAM implementation. The Fitter will also output a warning message notifying the user of RAMs with non-equivalent power up conditions. If this option is set to 'Don't Care', the same behavior as 'Auto' applies, but the warning message will instead be an information message. If this option is set to 'Care', the Fitter will not convert RAMs to MLAB cells unless they have equivalent power up conditions to a block RAM implementation. To allow the fitter the most flexibility in deciding which RAMs are implemented using MLAB cells, set this option to 'Auto' or 'Don't Care'.

### Type

Enumeration

### Values

- Auto
- Care
- Dont Care

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS
<value>
set_global_assignment -name BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS -
entity <entity name> <value>
set_instance_assignment -name BLOCK_RAM_AND_MLAB_EQUIVALENT_POWER_UP_CONDITIONS -
to <to> -entity <entity name> <value>
```

### Default Value

Auto

## BLOCK\_RAM\_TO\_MLAB\_CELL\_CONVERSION

Controls whether the fitter is able to convert RAMs to use LAB locations when those RAMs use 'Auto' as the selected block type. If this option is changed to 'Off' then only MLAB cells in the design or RAM cells with a block type setting of 'MLAB' will use LAB locations to implement memory.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name BLOCK_RAM_TO_MLAB_CELL_CONVERSION <value>  
set_global_assignment -name BLOCK_RAM_TO_MLAB_CELL_CONVERSION -entity <entity  
name> <value>  
set_instance_assignment -name BLOCK_RAM_TO_MLAB_CELL_CONVERSION -to <to> -entity  
<entity name> <value>
```

### Default Value

On

## CDR\_BANDWIDTH\_PRESET

Specifies the CDR (clock data recovery) bandwidth preset setting.

### Type

Enumeration

### Values

- Auto
- High
- Low
- Medium

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name CDR_BANDWIDTH_PRESET -to <to> -entity <entity
name> <value>
```



## CKN\_CK\_PAIR

Specifies the pairing of a CKn pin to a CK pin. The I/O pin of a CK CKn pair must be placed on a differential pin pair. This option is ignored if is assigned to anything other than an I/O pad, input buffer, or output buffer.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name CKN_CK_PAIR -from <from> -to <to> -entity <entity name> <value>
```

## CLOCK\_REGION

Specifies the placement of the clock region of a global signal for floorplanning reasons. For example, a Clock Region assignment can be used to ensure that a certain area of the device has access to a global signal, throughout all future design iterations. A Clock Region assignment can also be used in cases of congestion involving global signal resources. By specifying a smaller clock region size, the assignment prevents a signal using spine clock and other clock routing resources in the excluded sectors that may be encountering clock-related congestion.

For devices up to and including Arria 10, this assignment takes as its value the names of those Global, Regional, Periphery or Spine Clock regions. These region names are visible in Chip Planner by enabling the appropriate Clock Region layer in the Layers Settings dialog box. Examples of valid values include "Regional Clock Region 1\" or "Periphery Clock Region 1\". When constraining a global signal to a smaller than normal region, for example, to avoid clock congestion, you may specify a clock region of a different type than the global resources being used. For example, a signal with a Global Signal assignment of "Global Clock\", but a Clock Region assignment of "Regional Clock Region 0\", constrains the clock to use global network routing resources, but only to the region covered by Regional Clock Region 0. To provide a finer level of control, you can also list multiple smaller clock regions, separated by commas. For example: "Periphery Clock Region 0, Periphery Clock Region 1\" constrains a signal to only the area reachable by those two periphery clock networks.

For Stratix 10 devices, clock regions can be constrained to a rectangle whose dimensions are defined by the sector grid, as seen in the Clock Sector Region layer of the Chip Planner. This assignment specifies the bottom left and top right coordinates of the rectangle in the format "SX# SY# SX# SY#\". For example, "SX0 SY0 SX1 SY1\" constrains the clock to a 2x2 region, from the bottom left of sector (0,0) to the top right of sector (1,1). For a constraint spanning only one sector, it is sufficient to specify the location of that sector, for example "SX1 SY1\". The bounding rectangle can also be specified by the bottom left and top right corners in chip coordinates, for example, "X37 Y181 X273 Y324\". However, such a constraint should be sector aligned (using sector coordinates guarantees this) or the Fitter automatically snaps to the smallest sector aligned rectangle that still encompasses the original assignment. The "SX# SY# SX# SY#\"| "X# Y# X# Y#\" strings are case-insensitive.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.

## Syntax

```
set_instance_assignment -name CLOCK_REGION -to <to> -entity <entity name> <value>  
set_instance_assignment -name CLOCK_REGION -from <from> -to <to> -entity <entity  
name> <value>
```

## CLOCK\_SPINE

Specifies the Spine Clock (SCLK) wire index to use for the targeted global signal. Each clock sector contains 32 SCLK resources, and an allocated global clock tree will use the same SCLK index in each driven clock sector. This is an advanced assignment that can potentially be useful to control global signal routing decisions in cases of global resource congestion. When used, this assignment should typically be paired with a Clock Region assignment to ensure the driven clock sectors are also constrained.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### INTEGER\_RANGE

0, 31

### Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name CLOCK_SPINE -to <to> -entity <entity name> <value>
set_instance_assignment -name CLOCK_SPINE -from <from> -to <to> -entity <entity
name> <value>
```

## CONFIGURATION\_VCCIO\_LEVEL

Specifies the VCCIO voltage of the configuration pins for the current configuration scheme on the target device.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name CONFIGURATION_VCCIO_LEVEL <value>
```

### Default Value

Auto

### Example

```
set_global_assignment -name CONFIGURATION_VCCIO_LEVEL 1.8V
```

### See Also

FORCE\_CONFIGURATION\_VCCIO

## CONVERT\_PR\_WARNINGS\_TO\_ERRORS

Turns PR warnings into errors when enabled.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_global_assignment -name CONVERT_PR_WARNINGS_TO_ERRORS <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name CONVERT_PR_WARNINGS_TO_ERRORS ON
```

## CRC\_ERROR\_OPEN\_DRAIN

Specify open drain on the CRC Error pin should be enabled or not

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name CRC_ERROR_OPEN_DRAIN <value>
```

### Example

```
set_global_assignment -name crc_error_open_drain on  
set_global_assignment -name crc_error_open_drain off
```

### See Also

CRC\_ERROR\_CHECKING ERROR\_CHECK\_FREQUENCY\_DIVISOR

## CURRENT\_STRENGTH\_NEW

Sets the drive strength of a pin. Specify a number (in mA), MIN, or MAX for output or bidirectional pins that support programmable drive strength. Please refer to the family data sheet for which drive strengths are allowed for each I/O standard. This option is ignored if it is applied to anything other than an output or bidirectional pin.

### Old Name

CURRENT\_STRENGTH

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10
- eASIC N5X

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name CURRENT_STRENGTH_NEW -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name CURRENT_STRENGTH_NEW 12MA -to output_pin
```

### See Also

IO\_STANDARD OUTPUT\_TERMINATION



## CVP\_CONFDONE\_OPEN\_DRAIN

Specify open drain on the Cvp\_CONFDONE pin should be enabled or not

### Old Name

CVPCIE\_CONFDONE\_OPEN\_DRAIN

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name CVP_CONFDONE_OPEN_DRAIN <value>
```

### Default Value

On

### Example

```
set_global_assignment -name CVP_CONFDONE_OPEN_DRAIN on  
set_global_assignment -name CVP_CONFDONE_OPEN_DRAIN off
```

### See Also

ENABLE\_CVP\_CONFDONE

## CVP\_MODE

Specifies the configuration mode for Configuration via Protocol (CvP). In Core initialization mode, the peripheral image is stored in an external configuration device and is loaded into the FPGA through the conventional configuration scheme. The core image is stored in a host memory and is loaded into the FPGA through the PCIe link. In core update mode, the FPGA device is initialized after initial system power up by loading the full configuration image from the external local configuration device to the FPGA. User can use the PCIe link to perform one or more FPGA core image update through this mode. In the Off mode, CvP is turned off.

### Old Name

CVPCIE\_MODE

### Type

Enumeration

### Values

- Core initialization
- Core initialization and update
- Core update
- Off

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name CVP_MODE <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name CVP_MODE "Power up and subsequent core configuration"
```

## DEVICE

Specifies the device to use.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DEVICE <value>
```

## DEVICE\_INITIALIZATION\_CLOCK

In 20nm device families, this specifies the clock source for device initialization (the duration between CONF\_DONE signal went high and before INIT\_DONE signal goes high). In 14nm or later device families, this specifies the clock source used to run the PLL which produces the clock used by the device configuration and monitoring system.

### Type

Enumeration

### Values

- INIT\_CLKUSR
- INIT\_DCLK
- INIT\_INTOSC
- OSC\_CLK\_1\_100MHZ
- OSC\_CLK\_1\_125MHZ
- OSC\_CLK\_1\_25MHZ

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DEVICE_INITIALIZATION_CLOCK <value>
```

### Example

```
set_global_assignment -name DEVICE_INITIALIZATION_CLOCK "CLKUSR"
```

### See Also

USER\_START\_UP\_CLOCK

## DEVICE\_IO\_STANDARD\_ALL

Specifies the default I/O standard to be used for pins on the target device.

### Old Name

STRATIX\_DEVICE\_IO\_STANDARD, YEAGER\_DEVICE\_IO\_STANDARD

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DEVICE_IO_STANDARD_ALL <value>
```

### Example

```
set_global_assignment -name DEVICE_IO_STANDARD_ALL "1.2 V"
```

### See Also

IO\_STANDARD

## DEVICE\_MIGRATION\_LIST

Shows the selected migration devices for the current device.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DEVICE_MIGRATION_LIST <value>
```

## DEVICE\_TECHNOLOGY\_MIGRATION\_LIST

Shows the selected technology migration devices for the current device.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DEVICE_TECHNOLOGY_MIGRATION_LIST <value>
```

## DQ\_GROUP

Specifies the grouping from a DQS pin to its associated DQ pins and the width (4, 9, 18, or 36) of the group. Setting this option allows the Fitter to view the pins as a DQS/DQ pin group. I/O pins of a DQ pin group must be placed in the DQ pin locations of a single DQS group. This option is ignored if is assigned to anything other than an I/O pad, input buffer, or output buffer.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name DQ_GROUP -from <from> -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name DQ_GROUP 9 -from mem_dqs[0] -to mem_dq[0..7]
```

### See Also

DQSB\_DQS\_PAIR MEMORY\_INTERFACE\_DATA\_PIN\_GROUP



## DSP\_REGISTER\_PACKING

Controls how aggressively the fitter optimizes DSP performance by automatically packing registers into the internal registers of the specified DSP blocks. When the 'Balanced' option is enabled, the Fitter will pack registers into the specified DSP blocks that should improve timing. When 'Always' is enabled, the fitter will aggressively try to pack registers into the specified DSP blocks unless prevented by user constraints or other legality restrictions. When 'Disable' is selected, registers will not be packed into the specified DSP blocks.

### Type

Enumeration

### Values

- Always
- Balanced
- Disable

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name DSP_REGISTER_PACKING -to <to> -entity <entity name> <value>
```

## DSP\_REGISTER\_PACKING\_LEVEL

Controls how many levels of registers to be packed in the specified DSP instance, if registers are available. Setting the packing level to 0 is equivalent to disabling DSP register packing operation of the DSP. If the packing level is set to 1, the Fitter tries to pack one layer of registers from the DSP's input side. When set to 2, an additional layer of registers will get packed from DSP's output side. 3 or 4 will add one or two layers of the pipeline registers from the input side.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### INTEGER\_RANGE

0, 4

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name DSP_REGISTER_PACKING_LEVEL -to <to> -entity
<entity name> <value>
```

## DUPLICATE\_ATOM

Directs the Compiler to duplicate the source node, and uses the new duplicate node to fan out to the destination node; the original source node no longer fans out to the destination node. Use the 'Value' field to specify the name of the duplicate node.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

The value of this assignment is case sensitive.

This assignment supports Fitter wildcards.

The value of this assignment must be a node name.

### Syntax

```
set_instance_assignment -name DUPLICATE_ATOM -from <from> -to <to> -entity  
<entity name> <value>
```

## DUPLICATE\_REGISTER

Directs the Compiler to create a number of duplicates of a register, including the original, and redistribute the fanouts of the original register among the duplicates.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### INTEGER\_RANGE

1, 1000000

### Notes

The value of this assignment is case sensitive.

This assignment is copied to any duplicated nodes.

This assignment supports Fitter wildcards.

The value of this assignment must be a node name.

### Syntax

```
set_instance_assignment -name DUPLICATE_REGISTER -to <to> -entity <entity name>
<value>
```

## DUPLICATE\_SYNC\_FANIN

Direct the Compiler to create a number of duplicates of a LUT/Register that drives synchronous control signals on RAM/DSP/Register, including the original, and redistribute the fanouts of the original register among the duplicates. Optionally specify the `port_type` argument with a case insensitive list of ports you wish to apply to. Options include:

`\\"DATA,ENABLE,READ_ADDRESS,WRITE_ADDRESS,SCLEAR,READ_ENABLE,WRITE_ENABLE,ADDRESS_STALL\\"`. A couple of valid examples are `-port_type \\"DATA\\"` and `-port_type \\"DATA,READ_ADDRESS,ENABLE\\"`. If the `port_type` argument is not provided it will apply to all the supported ports by default.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### INTEGER\_RANGE

1, 1000000

### Notes

The value of this assignment is case sensitive.

This assignment is copied to any duplicated nodes.

This assignment supports Fitter wildcards.

The value of this assignment must be a node name.

### Syntax

```
set_instance_assignment -name DUPLICATE_SYNC_FANIN -to <to> -entity <entity name> <value>
```

## ENABLE\_BUS\_HOLD\_CIRCUITRY

Enables bus-hold circuitry during device operation. If this option is turned on, a pin will retain its last logic level when it is not driven, and will not go to a high impedance logic level. The 'Enable Bus-Hold Circuitry' option should not be used at the same time as the 'Weak Pull-Up Resistor' option. This option is ignored if it is applied to anything other than a pin.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_BUS_HOLD_CIRCUITRY <value>
set_global_assignment -name ENABLE_BUS_HOLD_CIRCUITRY -entity <entity name>
<value>
set_instance_assignment -name ENABLE_BUS_HOLD_CIRCUITRY -to <to> -entity <entity
name> <value>
```

### Default Value

Off

### Example

```
set_instance_assignment -name ENABLE_BUS_HOLD_CIRCUITRY ON -to pin
```

## ENABLE\_CRC\_ERROR\_PIN

Specifies error detection CRC and CRC\_ERROR pin usage for the selected device. If error detection CRC is turned on, the device checks the validity of the programming data in the device. Any changes in the data while the device is in operation generates an error.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_CRC_ERROR_PIN <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_CRC_ERROR_PIN ON
```

### See Also

ERROR\_CHECK\_FREQUENCY\_DIVISOR CRC\_ERROR\_OPEN\_DRAIN

## ENABLE\_CVP\_CONFDONE

Enable the Cvp\_CONF\_DONE pin, which indicates that the device finished core programming in Configuration via Protocol mode. If this option is turned off, the Cvp\_CONF\_DONE pin is disabled when the device operates in user mode and is available as a user I/O pin.

### Old Name

ENABLE\_CVPCIE\_CONFDONE

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_CVP_CONFDONE <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_CVP_CONFDONE ON
```

### See Also

CVP\_CONF\_DONE\_OPEN\_DRAIN



## ENABLE\_DEVICE\_WIDE\_OE

Enables the DEV\_OE pin when the device is in user mode. If this option is turned on, all outputs on the chip operate normally. When the pin is disabled, all outputs are tri-stated. If this option is turned off, the DEV\_OE pin is disabled when the device operates in user mode and is available as a user I/O pin.

### Old Name

ENABLE\_CHIP\_WIDE\_OE

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_DEVICE_WIDE_OE <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_DEVICE_WIDE_OE ON
```

## ENABLE\_DEVICE\_WIDE\_RESET

Enables the DEV\_CLRn pin, which allows all registers of the device to be reset by an external source. If this option is turned off, the DEV\_CLRn pin is disabled when the device operates in user mode and is available as a user I/O pin.

### Old Name

ENABLE\_CHIP\_WIDE\_RESET

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_DEVICE_WIDE_RESET <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_DEVICE_WIDE_RESET ON
```

## ENABLE\_DSP\_REGISTER\_UNPACKING

Controls whether registers can be unpacked from DSPs after packing to improve timing.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_global_assignment -name ENABLE_DSP_REGISTER_UNPACKING <value>  
set_global_assignment -name ENABLE_DSP_REGISTER_UNPACKING -entity <entity name>  
<value>  
set_instance_assignment -name ENABLE_DSP_REGISTER_UNPACKING -to <to> -entity  
<entity name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name ENABLE_DSP_REGISTER_UNPACKING OFF  
set_instance_assignment -name ENABLE_DSP_REGISTER_UNPACKING OFF -to dsp
```

### See Also

DSP\_REGISTER\_PACKING

## ENABLE\_ED\_CRC\_CHECK

Enable the error detection check. The status is SEU\_ERROR output SDM\_IO. If error detection CRC is turned on, the device checks the validity of the programming data in the device. Any changes in the data while the device is in operation generates an error.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_ED_CRC_CHECK <value>
```

### Example

```
set_global_assignment -name ENABLE_ED_CRC_CHECK ON
```

## ENABLE\_INFERRED\_SHIFT\_REG\_COUNTER\_DUPLICATION

Controls if the address counters of RAM-implementation shift registers can be duplicated.

### Type

Boolean

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_global_assignment -name ENABLE_INFERRED_SHIFT_REG_COUNTER_DUPLICATION <value>  
set_global_assignment -name ENABLE_INFERRED_SHIFT_REG_COUNTER_DUPLICATION -  
entity <entity name> <value>  
set_instance_assignment -name ENABLE_INFERRED_SHIFT_REG_COUNTER_DUPLICATION -to  
<to> -entity <entity name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name ENABLE_INFERRED_SHIFT_REG_COUNTER_DUPLICATION OFF  
set_instance_assignment -name ENABLE_INFERRED_SHIFT_REG_COUNTER_DUPLICATION OFF -  
to inferred_shift_reg_to_ram_dout0
```

## ENABLE\_INIT\_DONE\_OUTPUT

Enables the INIT\_DONE pin, which allows you to externally monitor when initialization is completed and the device is in user mode. If this option is turned off, the INIT\_DONE pin is disabled when the device operates in user mode and is available as a user I/O pin.

### Old Name

Enable INIT\_DONE Output

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_INIT_DONE_OUTPUT OFF
```

### See Also

INIT\_DONE\_OPEN\_DRAIN

## ENABLE\_INTERMEDIATE\_SNAPSHOTS

Turning on this option will generate all intermediate fitter snapshots (planned, placed, routed, retimed) during compilation for design analysis. The option is off by default. If 'Run Fast Forward Timing Closure Recommendations during compilation' is on, then the option is forced on.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_INTERMEDIATE_SNAPSHOTS <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_INTERMEDIATE_SNAPSHOTS on
```

## ENABLE\_NCEO\_OUTPUT

Enables the nCEO pin. This pin should be connected to the nCE of the succeeding device when multiple devices are being programmed. If this option is turned off, the nCEO pin is disabled when the device operates in user mode and is available as a user I/O pin.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_NCEO_OUTPUT <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_NCEO_OUTPUT OFF
```



## ENABLE\_PR\_PINS

Allows you to enable the PR\_REQUEST, PR\_READY, PR\_ERROR, PR\_DONE, DCLK, and DATA[31..0] pins. These pins are needed to support partial reconfiguration (PR) with an external host. An external host uses the PR\_REQUEST pin to request partial reconfiguration, the PR\_READY pin to determine if the device is ready to receive programming data, the PR\_ERROR pin to externally monitor programming errors, and the PR\_DONE pin to indicate the device finished programming. If this option is turned off, these pins are not available as PR pins when the device operates in user mode and the dual-purpose programming pins are available as user I/O pins.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_PR_PINS <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_PR_PINS ON
```

### See Also

PR\_PINS\_OPEN\_DRAIN

## ENABLE\_TIME\_BORROWING\_OPTIMIZATION

Enables optimal time borrowing algorithm. Turned on automatically for performance optimization mode.

### Type

Boolean

### Device Support

- Arria 10
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_TIME_BORROWING_OPTIMIZATION <value>
```

### Default Value

Off

## ENABLE\_UNUSED\_RX\_CLOCK\_WORKAROUND

Enable workaround for unused RX clock to preserve its performance over time

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_UNUSED_RX_CLOCK_WORKAROUND <value>  
set_instance_assignment -name ENABLE_UNUSED_RX_CLOCK_WORKAROUND -to <to> -entity  
<entity name> <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name ENABLE_UNUSED_RX_CLOCK_WORKAROUND ON  
set_instance_assignment -name ENABLE_UNUSED_RX_CLOCK_WORKAROUND ON -to AW34
```

## ERROR\_CHECK\_FREQUENCY\_DIVISOR

Specifies the divide value of the internal clock, which determines the frequency of the CRC. The divide value must be a power of two. Refer to the device handbook to find the frequency of the internal clock for the selected device.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR <value>
```

### Example

```
set_global_assignment -name ERROR_CHECK_FREQUENCY_DIVISOR 16
```

### See Also

CRC\_ERROR\_CHECKING

## EXCLUSIVE\_IO\_GROUP

Assigns an exclusive group number for the specified I/O. I/Os with the different exclusive group number cannot share the same bank.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name EXCLUSIVE_IO_GROUP -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name "EXCLUSIVE_IO_GROUP" -to pin
```

## FINAL\_PLACEMENT\_OPTIMIZATION

Specifies whether the Fitter performs final placement optimizations. Performing final placement optimizations may improve timing and routability, but may also require longer compilation time. The default setting of Automatically can be used with the Auto Fit Fitter Effort Level (also the default) to let the fitter decide whether these optimizations should run based on the routability and timing requirements of the design.

### Type

Enumeration

### Values

- Always
- Automatically
- Never

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name FINAL_PLACEMENT_OPTIMIZATION <value>
```

### Default Value

Automatically

## FITTER\_AGGRESSIVE\_ROUTABILITY\_OPTIMIZATION

Specifies whether the Fitter aggressively optimizes for routability. Performing aggressive routability optimizations may decrease design speed, but may also reduce routing wire usage and routing time. The default setting of Automatically lets the fitter decide whether to perform these optimizations based on the routability and timing requirements of the design.

### Type

Enumeration

### Values

- Always
- Automatically
- Never

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name FITTER_AGGRESSIVE_ROUTABILITY_OPTIMIZATION <value>
```

### Default Value

Automatically

## FITTER\_AUTO\_EFFORT\_DESIRED\_SLACK\_MARGIN

Specifies the amount of worst-case slack margin the fitter should try to maintain when the Fitter Effort option is set to 'Auto Fit'. If the design is likely to have at least this much slack on every path, the fitter will reduce optimization effort to reduce compilation time. Otherwise, its behavior will be the same as it is with the 'Standard Fit' Fitter Effort setting.

### Type

Time

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name FITTER_AUTO_EFFORT_DESIRED_SLACK_MARGIN <value>
```

### Default Value

0ns



## FITTER\_DENSITY\_PACKING\_EFFORT

Specifies the level of effort Fitter uses to optimize for area when packing. By default, this option is set to 'Normal'. A setting of 'High' can help high utilization designs to successfully fit into the target device. A setting of 'Aggressive' will provide additional area optimization but may impact the timing performance of the design.

### Type

Enumeration

### Values

- Aggressive
- High
- Normal

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name FITTER_DENSITY_PACKING_EFFORT <value>
```

### Default Value

Normal

### Example

```
set_global_assignment -name FITTER_DENSITY_PACKING_EFFORT high
```

## FITTER\_EARLY\_RETIMING

Allows the Compiler to run global retiming early in the fitter.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name FITTER_EARLY_RETIMING <value>
```

### Example

```
set_global_assignment -name FITTER_EARLY_RETIMING on
```

## FITTER\_EFFORT

Controls the fitter's trade-off between performance and compilation speed. Auto Fit adjusts the fitter optimization effort to minimize compilation time, while still achieving the design timing requirements. The Auto Fit Effort Desired Slack Margin option can be used to request that Auto Fit apply sufficient optimization effort to achieve additional timing margin. Standard Fit will use maximum effort regardless of the design's requirements, leading to higher compilation time and more margin on easier designs. For difficult designs, Auto Fit and Standard Fit will both use maximum effort. Fast Fit will decrease optimization effort to reduce compilation time, which may degrade design performance.

### Type

Enumeration

### Values

- Auto Fit
- Fast Fit
- Standard Fit

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name FITTER_EFFORT <value>
```

### Default Value

Auto Fit

## FLEX10K\_MAX\_PERIPHERAL\_OE

Sets the limit on the number of peripheral OE buses that can be used.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name FLEX10K_MAX_PERIPHERAL_OE <value>
```

## FORCE\_AVST\_DUAL\_MODE\_PINS\_FOR\_PR

Forces to use AVST dual mode pins to be used for PR design and helps to distinguish between external host and internal host PR usage.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

None

### Syntax

```
set_global_assignment -name FORCE_AVST_DUAL_MODE_PINS_FOR_PR <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name FORCE_AVST_DUAL_MODE_PINS_FOR_PR ON
```

## FORCE\_CONFIGURATION\_VCCIO

Forces the VCCIO voltage of the configuration pins to be the same as the configuration device I/O voltage.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name FORCE_CONFIGURATION_VCCIO <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name FORCE_CONFIGURATION_VCCIO ON
```

### See Also

CONFIGURATION\_VCCIO\_LEVEL

## GLOBAL\_PLACEMENT\_EFFORT

Controls how much effort the fitter spends during advanced physical placement optimization. High, Optimized and Maximum effort settings spend additional compile time to further optimize the placement solution. The setting Optimize for Routability will perform targeted optimizations to reduce routing congestion in high utilization areas.

### Type

Enumeration

### Values

- High Effort
- Maximum Effort
- Normal
- Optimize for Routability

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name GLOBAL_PLACEMENT_EFFORT <value>
```

### Default Value

Normal

## GLOBAL\_SIGNAL

Specifies whether the signal should be routed using global routing paths. Global signals can be both pin- and logic-driven, and can be any signal in the design. In Arria 10 and Cyclone 10 GX devices, setting this option for a pin or a single-output logic function signal is equivalent to feeding the signal through a GLOBAL buffer of the specified type. In all other families, the buffer type is not specified. Rather, a setting of \"On\" specifies that the signal must use global routing to route to all destinations (or specified subset). Alternatively, a setting of \"On - Auto Promote Fanout\" on the source specifies that global routing must be used for all destinations, except those that the fitter would normally not consider automatically. In all families, turning this option off for a particular signal will prevent any of the Auto Global options from using the signal as an automatic global signal.

### Type

Enumeration

### Values

- Dual-Fast Regional Clock
- Dual-Regional Clock
- Fast Regional Clock
- Global Clock
- Large Periphery Clock
- Off
- On
- On - Auto Promote Fanout
- Periphery Clock
- Regional Clock

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.



## Syntax

```
set_instance_assignment -name GLOBAL_SIGNAL -to <to> -entity <entity name>  
<value>  
set_instance_assignment -name GLOBAL_SIGNAL -from <from> -to <to> -entity  
<entity name> <value>
```

## GLOBAL\_SIGNAL\_PROMOTION\_FANOUT\_THRESHOLD

This option specifies the minimum fan-out required for a signal to be considered for automatic global signal promotion. Specifying a higher value may reduce the number of signals allocated to the global clock network, reducing congestion. Note that in Partial Reconfiguration compilations the Fitter adjusts the default value of this setting to 500 fan-out.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name GLOBAL_SIGNAL_PROMOTION_FANOUT_THRESHOLD <value>
```

### Default Value

50

## GNDIO\_CURRENT\_1PT8V

For user to override GNDIO current of 1.8-V io standard. Original current is 2mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_1PT8V <value>
```

## GNDIO\_CURRENT\_2PT5V

For user to override GNDIO current of 2.5-V io standard. Original current is 2mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_2PT5V <value>
```

## GNDIO\_CURRENT\_GTL

For user to override GNDIO current of GTL. Not yet supported in MAX7000.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_GTL <value>
```

## GNDIO\_CURRENT\_GTL\_PLUS

For user to override GNDIO current of GTL+. Original current is 50mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_GTL_PLUS <value>
```

## GNDIO\_CURRENT\_LVCMOS

For user to override GNDIO current of LVCMOS. Original current is 2mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_LVCMOS <value>
```

## GNDIO\_CURRENT\_LVTTL

For user to override GNDIO current of LVTTL. Original current is 4mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_LVTTL <value>
```



## GNDIO\_CURRENT\_PCI

For user to override GNDIO current of PCI. Original current is 4mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_PCI <value>
```

## GNDIO\_CURRENT\_SSTL2\_CLASS1

For user to override GNDIO current of SSTL2\_CLASS1. Original current is 14mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_SSTL2_CLASS1 <value>
```

## GNDIO\_CURRENT\_SSTL2\_CLASS2

For user to override GNDIO current of SSTL2\_CLASS2. Original current is 21mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_SSTL2_CLASS2 <value>
```

## GNDIO\_CURRENT\_SSTL3\_CLASS1

For user to override GNDIO current of SSTL3\_CLASS1. Original current is 18mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_SSTL3_CLASS1 <value>
```

## GNDIO\_CURRENT\_SSTL3\_CLASS2

For user to override GNDIO current of SSTL3\_CLASS2. Original current is 25mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GNDIO_CURRENT_SSTL3_CLASS2 <value>
```

## GXB\_0PPM\_CORECLK

Specifies core clocks that have zero PPM difference. Follow the Intel High Speed I/O Applications Technical Support recommendations when using this assignment.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name GXB_0PPM_CORECLK -to <to> -entity <entity name>
<value>
```

## HPS\_COLD\_RESET\_PIN\_MODE

Use the reset pin as input-only or open-drain bidirectional.

### Type

Enumeration

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HPS_COLD_RESET_PIN_MODE <value>
```

### Default Value

BIDIRECTIONAL

## HPS\_EMIF\_BANK\_LOCATION

Enum type to choose which HPS EMIF bank to place the EMIF instance.

### Type

Enumeration

### Values

- PRIMARY
- SECONDARY

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Syntax

```
set_global_assignment -name HPS_EMIF_BANK_LOCATION -entity <entity name> <value>
set_instance_assignment -name HPS_EMIF_BANK_LOCATION -to <to> -entity <entity
name> <value>
```

### Default Value

PRIMARY, requires entity name

### Example

```
set_instance_assignment -name HPS_EMIF_BANK_LOCATION PRIMARY -to hpath|iossm_inst
```



## HPS\_EMIF\_RZQ\_GROUP

Specifies an RZQ group name to terminate the given pin. This assignment is for HPS EMIF only. It applies to the pins that is located in the IO96B bank that is directly adjacent to the HPS. Using the same RZQ group name instructs the fitter to use the same OCT to terminate the group of pins.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name HPS_EMIF_RZQ_GROUP -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name HPS_EMIF_RZQ_GROUP oct_rzq_in -to output_pin
```

### See Also

RZQ\_GROUP

## HPS\_IO

Flags an I/O in the user netlist as one that is intended to be owned by a HPS block.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name HPS_IO -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name HPS_IO ON -to output_pin
```

## HPS\_ODT\_IMPEDANCE

Enables NMOS or PMOS on-die termination (ODT) of an HPS I/O pin. The ODT termination impedance can be pull up or pull down depending on the Weak Pull Up/Down setting. This option is ignored if it is applied to anything other than a dedicated HPS I/O pin.

### Type

Enumeration

### Values

- NMOS
- PMOS

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name HPS_ODT_IMPEDANCE -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name HPS_ODT_IMPEDANCE "PMOS" -to pin_name
```

## HPS\_WARM\_RESET\_PIN\_MODE

Use the reset pin as input-only or open-drain bidirectional.

### Type

Enumeration

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HPS_WARM_RESET_PIN_MODE <value>
```

### Default Value

BIDIRECTIONAL

## HSSI\_PARAMETER

A logic option that allows you to set the parameter settings of the transmitter/receiver channel.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name HSSI_PARAMETER -to <to> -entity <entity name>  
<value>  
set_instance_assignment -name HSSI_PARAMETER -to <to> -entity <entity name>  
<value>
```

## IGNORE\_HSSI\_COLUMN\_POWER\_WHEN\_PRESERVING\_UNUSED\_XCVR\_CHANNELS

Ignore the power supply of HSSI column when preserving unused RX/TX channels. By default, any unused RX/TX channels in each HSSI column will be preserved

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name
IGNORE_HSSI_COLUMN_POWER_WHEN_PRESERVING_UNUSED_XCVR_CHANNELS <value>
```

### Default Value

On

### Example

```
set_global_assignment -name
IGNORE_HSSI_COLUMN_POWER_WHEN_PRESERVING_UNUSED_XCVR_CHANNELS OFF
```

## IGNORE\_SDC\_CONSTRAINTS\_FOR\_REGISTER\_PACKING

Specify if an SDC constraint on a register can be dropped to enable register packing.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_global_assignment -name IGNORE_SDC_CONSTRAINTS_FOR_REGISTER_PACKING <value>  
set_global_assignment -name IGNORE_SDC_CONSTRAINTS_FOR_REGISTER_PACKING -entity  
<entity name> <value>  
set_instance_assignment -name IGNORE_SDC_CONSTRAINTS_FOR_REGISTER_PACKING -to  
<to> -entity <entity name> <value>
```

### Default Value

On

### Example

```
set_global_assignment -name IGNORE_SDC_CONSTRAINTS_FOR_REGISTER_PACKING OFF  
set_instance_assignment -name IGNORE_SDC_CONSTRAINTS_FOR_REGISTER_PACKING OFF -  
to dsp
```

## INIT\_DONE\_OPEN\_DRAIN

Specify open drain on the INIT\_DONE pin should be enabled or not

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name INIT_DONE_OPEN_DRAIN <value>
```

### Default Value

On

### Example

```
set_global_assignment -name init_done_open_drain on
set_global_assignment -name init_done_open_drain off
```

### See Also

ENABLE\_INIT\_DONE\_OUTPUT



## INPUT\_DELAY\_CHAIN

Specifies the propagation delay for Input Delay Chain. This is an advanced option that should be used only after you have compiled a project, checked the I/O timing, and determined that the timing is unsatisfactory. For detailed information on how to use this option, refer to the data sheet for the device family. This option is ignored if it is applied to anything other than an input or bidirectional pin. This assignment only applies to data paths.

### Old Name

INPUT\_DELAY

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### INTEGER\_RANGE

0, 63

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name INPUT_DELAY_CHAIN -to <to> -entity <entity name>  
<value>  
set_instance_assignment -name INPUT_DELAY_CHAIN -from <from> -to <to> -entity  
<entity name> <value>
```

## INPUT\_TERMINATION

Allows the Compiler to configure the on-chip termination (OCT) and impedance matching for an I/O pin. OCT helps to prevent signal reflections and maintain signal integrity. This option is ignored if it is applied to anything other than an I/O pad, input buffer, or output buffer.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name INPUT_TERMINATION -to <to> -entity <entity name>
<value>
```

### Example

```
set_instance_assignment -name INPUT_TERMINATION "PARALLEL 50 OHM WITH
CALIBRATION" -to pin_name
```

### See Also

IO\_STANDARD OCT\_CONTROL\_BLOCK OUTPUT\_OCT\_VALUE

## INTERNAL\_SCRUBBING

Specifies internal scrubbing usage for the selected device. If internal scrubbing is turned on, the device corrects single error or double adjacent error within the core configuration memory while the device is still running.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name INTERNAL_SCRUBBING <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name INTERNAL_SCRUBBING ON
```

## IO\_12\_LANE\_INPUT\_DATA\_DELAY\_CHAIN

Specifies the propagation delay for IO\_12\_LANE Input Data Delay Chain. This is an advanced option that should be used only after you have compiled a project, checked the I/O timing, and determined that the timing is unsatisfactory. For detailed information on how to use this option, refer to the data sheet for the device family. This option is ignored if it is applied to anything other than an input or bidirectional pin.

### Old Name

IO\_12\_LANE\_INPUT\_DATA\_DELAY

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name IO_12_LANE_INPUT_DATA_DELAY_CHAIN -to <to> -entity
<entity name> <value>
set_instance_assignment -name IO_12_LANE_INPUT_DATA_DELAY_CHAIN -from <from> -to
<to> -entity <entity name> <value>
```

## IO\_12\_LANE\_INPUT\_STROBE\_DELAY\_CHAIN

Specifies the propagation delay for IO\_12\_LANE Input Strobe Delay Chain. This is an advanced option that should be used only after you have compiled a project, checked the I/O timing, and determined that the timing is unsatisfactory. For detailed information on how to use this option, refer to the data sheet for the device family. This option is ignored if it is applied to anything other than an input or bidirectional pin.

### Old Name

IO\_12\_LANE\_INPUT\_STROBE\_DELAY

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name IO_12_LANE_INPUT_STROBE_DELAY_CHAIN -to <to> -  
entity <entity name> <value>  
set_instance_assignment -name IO_12_LANE_INPUT_STROBE_DELAY_CHAIN -from <from> -  
to <to> -entity <entity name> <value>
```

## IO\_MAXIMUM\_TOGGLE\_RATE

Specifies the toggle rate of this node. You can specify the desired frequency setting. This option is ignored if it is applied to anything other than pins. This option can be used to direct the Fitter in its toggle-rate checking while allowing a single-ended pin to be placed closer to a differential pin. This assignment is used to analyze signal integrity under worst case conditions (highest possible toggle rate). A different assignment, Power Toggle Rate, is used to specify the expected time-averaged toggle rate rather than worst-case toggle rate, and is used by the Power Analyzer to estimate time-averaged power consumption. Use the Synchronizer Toggle Rate if you want to configure the data rates used for Metastability Reporting in the Timing Analyzer.

### Old Name

TOGGLE\_RATE, TOGGLE\_RATE

### Type

Frequency

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name IO_MAXIMUM_TOGGLE_RATE -to <to> -entity <entity name> <value>
```

## IO\_PARTITION\_PLACEMENT

Specifies whether the I/O should be put in a preserved partition to preserve I/O settings, or if it should be put in the root. Typically I/Os should be placed in the root to maximize the flexibility for the design. However, for some IPs it is desirable to preserve I/O settings such as I/O Standards, in which case it would need to go in the partition.

### Type

Enumeration

### Values

- PARTITION
- ROOT

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Stratix 10

### Notes

None

### Syntax

```
set_instance_assignment -name IO_PARTITION_PLACEMENT -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name IO_PARTITION_PLACEMENT PARTITION -to pin
```

## IO\_STANDARD

Specifies the I/O standard of a pin. Different device families support different I/O standards, and restrictions apply to placing pins with different I/O standards together. For detailed information, refer to the device family data sheet and to Application Note 117 (Using Selectable I/O Standards in Intel FPGA Devices). This option is ignored if it is applied to anything other than a pin or a top-level design entity.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_instance_assignment -name IO_STANDARD -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name IO_STANDARD LVDS -to pin
```

### See Also

DEVICE\_IO\_STANDARD\_ALL CURRENT\_STRENGTH\_NEW SLEW\_RATE  
OUTPUT\_TERMINATION INPUT\_TERMINATION PROGRAMMABLE\_PREAMPHASIS  
PROGRAMMABLE\_VOD



## LOCKSTEP\_RZQ\_GROUP

Specifies an RZQ group name to terminate the given pin. This assignment is for lockstep only. It applies to the pins that is located in the IO96B bank that does not RZQ pin instantiate. Using the same RZQ group name instructs the fitter to use the same OCT to terminate the group of pins.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name LOCKSTEP_RZQ_GROUP -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name LOCKSTEP_RZQ_GROUP oct_rzq_in -to output_pin
```

### See Also

RZQ\_GROUP

## LVDS\_DIRECT\_LOOPBACK\_MODE

Enable the LVDS Direct Loop Mode on a True Differential output pin. This assignment should only apply from an input pin to an output pin and both of them should have True Differential I/O standard. When this feature is enabled, data coming in from the adjacent RX pair gets looped back to the TX pair. This feature can be used to verify the Tx and Rx buffer by checking the data transmit and received. This option is ignored if it is applied to anything other than a pin or a top-level design entity.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name LVDS_DIRECT_LOOPBACK_MODE -from <from> -to <to> -
entity <entity name> <value>
```

### Example

```
set_instance_assignment -name LVDS_DIRECT_LOOPBACK_MODE ON -from
true_diff_in_pin_p -to true_diff_out_pin_p
```

### See Also

IO\_STANDARD

## MACRO\_HEAD

Specifies the head block of a macro.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name MACRO_HEAD -to <to> -entity <entity name> <value>
```

## MACRO\_MEMBER

Specifies a block to be placed with respect to its macro head.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name MACRO_MEMBER -entity <entity name> <value>
set_instance_assignment -name MACRO_MEMBER -to <to> -entity <entity name> <value>
set_instance_assignment -name MACRO_MEMBER -from <from> -to <to> -entity <entity
name> <value>
```

## MATCH\_PLL\_COMPENSATION\_CLOCK

Allows you to specify a PLL output clock feeding a clock network as a compensation target for a PLL in NORMAL or SOURCE\_SYNCHRONOUS mode. This configures the PLL to match its feedback path to the target's clock network. This option is ignored if it is applied to anything other than a PLL output clock.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name MATCH_PLL_COMPENSATION_CLOCK -to <to> -entity  
<entity name> <value>
```

## MIGRATION\_DEVICES

Shows the selected migration devices for the target device.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name MIGRATION_DEVICES <value>
```

## MINIMUM\_SEU\_INTERVAL

Specifies the minimum time between two checks of the same bit. Setting to 0 millisecond means check as frequently as possible. Setting to a large value saves power. The unit of interval is millisecond. The maximum allowed interval time is 10000 milliseconds. The actual minimum interval may exceed the value set here and will be reported in Quartus system messages window when you select the generated .sof file as the input to Quartus Programming File Generator or Quartus Programmer.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name MINIMUM_SEU_INTERVAL <value>  
set_instance_assignment -name MINIMUM_SEU_INTERVAL -to <to> <value>
```

### Default Value

10000

### Example

```
set_global_assignment -name MINIMUM_SEU_INTERVAL 300
```

### See Also

CRC\_ERROR\_CHECKING

## NCEO\_OPEN\_DRAIN

Specify open drain on the nCEO pin should be enabled or not

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name NCEO_OPEN_DRAIN <value>
```

### Default Value

On

### Example

```
set_global_assignment -name nceo_open_drain on
set_global_assignment -name nceo_open_drain off
```

### See Also

ENABLE\_NCEO\_OUTPUT



## NOC\_COMMON\_ADDRESS\_RANGE\_SECURITY\_CHECK

Option to enable check that initiators accessing the same target must be using the same address ranges. Activated by QSF global assignment defaulting to Off.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name NOC_COMMON_ADDRESS_RANGE_SECURITY_CHECK <value>
```

### Default Value

Off

## NOC\_GROUP

Specifies the NoC group that the atom belongs to

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Syntax

```
set_instance_assignment -name NOC_GROUP -to <to> -entity <entity name> <value>
```

## NUMBER\_OF\_EXAMPLE\_NODES\_REPORTED

Allows you to specify the maximum number of example nodes fitter messages should display.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name NUMBER_OF_EXAMPLE_NODES_REPORTED <value>
```

### Default Value

50

### Example

```
set_global_assignment -name NUMBER_OF_EXAMPLE_NODES_REPORTED 200
```

## OE\_DELAY\_CHAIN

Specifies the propagation delay for Output Enable Delay Chain. This is an advanced option that should be used only after you have compiled a project, checked the I/O timing, and determined that the timing is unsatisfactory. For detailed information on how to use this option, refer to the data sheet for the device family. This option is ignored if it is applied to anything other than an output or bidirectional pin. This assignment only applies to data paths.

### Old Name

OE\_DELAY

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### INTEGER\_RANGE

0, 15

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name OE_DELAY_CHAIN -to <to> -entity <entity name>
<value>
```

## OPTIMIZE\_FOR\_METASTABILITY

This setting improves the reliability of the design by increasing its Mean Time Between Failures (MTBF). When this setting is enabled, the Fitter will aim to increase the output setup slacks of synchronizer registers in the design, which can exponentially increase the design MTBF. This option takes effect only if the Timing Analyzer is being used for timing-driven compilation. Use the Timing Analyzer's `report_metastability` command to review the synchronizers detected in your design and to produce MTBF estimates.

### Type

Enumeration

### Values

- Off
- On

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name OPTIMIZE_FOR_METASTABILITY <value>
```

### Default Value

On

## OPTIMIZE\_HOLD\_TIMING

Allows the Fitter to optimize hold time by adding delay to the appropriate paths. The Optimize Timing option must be turned on in order for this option to work. If you are using the Timing Analyzer, and specify the I/O paths and Minimum tpd Paths setting, all assignments involving I/O pins are optimized. Specifying the All Paths setting directs the Fitter to optimize the hold time of all paths. Turning off this option directs the Fitter not to optimize the hold time of any paths.

### Type

Enumeration

### Values

- All Paths
- IO Paths and Minimum TPD Paths
- Off

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name OPTIMIZE_HOLD_TIMING <value>
```

## OPTIMIZE\_IOC\_REGISTER\_PLACEMENT\_FOR\_TIMING

Controls whether the fitter optimizes I/O pin timing by automatically packing registers into I/Os to minimize I/O -> register and register -> I/O delays. When the 'Normal' option is enabled, the Fitter will opportunistically pack registers into I/Os that should improve I/O timing. When 'Pack All I/O Registers' is enabled, the fitter will aggressively try to pack any registers connected to input, output or output enable pins into I/Os unless prevented by user constraints or other legality restrictions. By default, this option is set to 'Normal'. This option requires the Optimize Timing option to be enabled for it to work.

### Type

Enumeration

### Values

- Normal
- Off
- Pack All IO Registers

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name OPTIMIZE_IOC_REGISTER_PLACEMENT_FOR_TIMING <value>
```

### Default Value

Normal

## OPTIMIZE\_MULTI\_CORNER\_TIMING

Controls whether the Fitter optimizes a design to meet timing requirements at all process corners and operating conditions. The Optimize Timing logic option must be enabled for this option to work. When this setting is turned off, designs are optimized to meet timing only at the slow timing process corner and operating condition. When this option is turned on, designs are optimized to meet timing at all corners and operating conditions; as a result, turning on this option helps create a design implementation that is more robust across process, temperature, and voltage variations. Turning on this option does not enable multicorner support for the Timing Analyzer and EDA Netlist Writer. To enable multicorner support for the Timing Analyzer and EDA Netlist Writer, see the Compilation Process Settings page of the Settings dialog box.

### Old Name

OPTIMIZE\_FAST\_CORNER\_TIMING, Optimize Fast-Corner Timing

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name OPTIMIZE_MULTI_CORNER_TIMING <value>
```



## OPTIMIZE\_PERSONA\_ROUTABILITY

Allows users to avoid PR aggregate compilation by applying optimization techniques in the router during PR implementation compiles

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name OPTIMIZE_PERSONA_ROUTABILITY <value>
```

### Default Value

Off

## OPTIMIZE\_POWER\_DURING\_FITTING

Controls the power-driven compilation setting of the Fitter. This option determines how aggressively the Fitter optimizes the design for power. If this option is set to 'Off', the Fitter does not perform any power optimizations. If this option is set to 'Normal compilation', the Fitter performs power optimizations which should not impact design performance or increase compile time. When this option is set to 'Extra effort', the Fitter will perform additional power optimizations which may affect design performance and/or increase compile time. For the best results with Extra Effort power optimization during fitting, you should specify a Signal Activity File (SAF file) that lists the toggle rate of each signal in the design. To generate the most accurate Signal Activity File (SAF file) use a gate-level simulation, with glitch filtering, of the compiled design. Specify this SAF file as an input to the Power Analyzer in the Power Analysis Settings, and recompile the design with Extra Effort Power Optimization during fitting. The signal activities (toggle rates) in the SAF file help guide the fitter to reduce power.

### Type

Enumeration

### Values

- Extra effort
- Normal compilation
- Off

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING <value>
set_global_assignment -name OPTIMIZE_POWER_DURING_FITTING -entity <entity name>
<value>
set_instance_assignment -name OPTIMIZE_POWER_DURING_FITTING -to <to> -entity
<entity name> <value>
```

### Default Value

Normal compilation

## OPTIMIZE\_TIMING

Controls whether the Fitter optimizes to meet the maximum delay timing requirements (for example, clock cycle time). By default, this option is set to Normal compilation. Turning it off can help fit designs that have extremely high interconnect requirements and can also reduce compilation time, although at the expense of significant timing performance (since the fitter will be ignoring the design's timing requirements). If this option is off, other fitter timing optimization options have no effect (such as Optimize Hold Timing).

### Old Name

OPTIMIZE\_INTERNAL\_TIMING, USE\_TIMING\_DRIVEN\_COMPILATION

### Type

Enumeration

### Values

- Normal compilation
- Off

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name OPTIMIZE_TIMING <value>
```

### Default Value

Normal compilation

## OUTPUT\_DELAY\_CHAIN

Specifies the propagation delay for Output Delay Chain. This is an advanced option that should be used only after you have compiled a project, checked the I/O timing, and determined that the timing is unsatisfactory. For detailed information on how to use this option, refer to the data sheet for the device family. This option is ignored if it is applied to anything other than an output or bidirectional pin. This assignment only applies to data paths.

### Old Name

OUTPUT\_DELAY

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### INTEGER\_RANGE

0, 15

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name OUTPUT_DELAY_CHAIN -to <to> -entity <entity name>
<value>
```

## OUTPUT\_PIN\_LOAD

Specifies the capacitive load, in picofarads (pF), on output pins for each I/O standard. Note: These settings affect FPGA pins only. To specify board trace, termination, and capacitive load parameters for use with Advanced I/O Timing, use the Board Trace Model tab. Capacitive loading is ignored if applied to anything other than an output or bidirectional pin, or if Advanced I/O Timing is enabled.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### INTEGER\_RANGE

0, 10000

### Notes

This assignment is copied to any duplicated nodes.

### Syntax

```
set_instance_assignment -name OUTPUT_PIN_LOAD -to <to> -entity <entity name>  
<value>  
set_global_assignment -name OUTPUT_PIN_LOAD -section_id <section identifier>  
<value>
```

## OUTPUT\_TERMINATION

Allows the Compiler to configure the on-chip termination (OCT) and impedance matching for an I/O pin. OCT helps to prevent signal reflections and maintain signal integrity. This option is ignored if it is applied to anything other than an I/O pad, input buffer, or output buffer.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name OUTPUT_TERMINATION -to <to> -entity <entity name>
<value>
```

### Example

```
set_instance_assignment -name OUTPUT_TERMINATION "SERIES 50 OHM WITH
CALIBRATION" -to pin_name
```

### See Also

INPUT\_OCT\_VALUE IO\_STANDARD OCT\_CONTROL\_BLOCK

## PERIPHERY\_TO\_CORE\_PLACEMENT\_AND\_ROUTING\_OPTIMIZATION

Specifies whether the Fitter should perform targeted placement and routing optimization on direct connections between periphery logic and registers in the FPGA core. If this option is set to 'Auto', the Fitter will automatically identify transfers with tight timing windows, place the core registers, and route all connections to or from the periphery. These placement and routing decisions are performed before the rest of core placement and routing, ensuring these timing-critical connections can meet timing, and also avoid routing congestion. If this option is set to 'On', all transfers between the periphery and core registers will be optimized, regardless of timing requirements. Setting this option to 'On' globally is not recommended -- instead it is intended for use in the Assignment Editor to force optimization to a targeted set of nodes or entities.

### Type

Enumeration

### Values

- Auto
- Off
- On

### Device Support

- Arria 10

### Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

The value of this assignment must be a node name.

### Syntax

```
set_global_assignment -name PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION  
<value>  
set_global_assignment -name PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION  
-entity <entity name> <value>  
set_instance_assignment -name  
PERIPHERY_TO_CORE_PLACEMENT_AND_ROUTING_OPTIMIZATION -to <to> -entity <entity  
name> <value>
```

### Default Value

OFF

## PERIPH\_FITTER\_SCRIPT

Specifies the name of the tcl script that will be used to overwrite the default periphery fitter placement script used during a normal compile.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PERIPH_FITTER_SCRIPT <value>
```



## PERIPH\_REPORT\_SCRIPT

Specifies the name of the tcl script that will be used to overwrite the default periphery fitter report panels created during a normal compile.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PERIPH_REPORT_SCRIPT <value>
```

## PHYSICAL\_RAM\_RPT\_MAX\_ROW

Allows you to specify the maximum number of physical M20Ks reported in the physical RAM report.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PHYSICAL_RAM_RPT_MAX_ROW <value>
```

### Default Value

500

### Example

```
set_global_assignment -name PHYSICAL_RAM_RPT_MAX_ROW 1000
```

## PHYSICAL\_SYNTHESIS

Enables the Physical Synthesis engine that includes combinational and sequential optimization during fitting to improve circuit performance.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PHYSICAL_SYNTHESIS <value>
```

## PIN\_VCCIO

Specifies the default VCCIO Voltage to be used for a pin on the target device.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name PIN_VCCIO -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name PIN_VCCIO 2.5V -to pin
```

## PLACEMENT\_EFFORT\_MULTIPLIER

Controls how much time the fitter spends in placement. The default value is 1.0 and legal values must be greater than 0. Specifying a floating-point number allows you to control the placement effort. A lower value decreases CPU time but may decrease placement quality. Placement Effort Multiplier cannot be directly increased to a value greater than 1.0. Use predefined Optimization Mode settings to increase placement effort for improved timing optimization.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory
- Stratix 10

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PLACEMENT_EFFORT_MULTIPLIER <value>
```

### Default Value

1.0

## PLL\_AUTO\_RESET

Causes the PLL to self-reset automatically on loss of lock.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

This assignment supports synthesis wildcards.

### Syntax

```
set_instance_assignment -name PLL_AUTO_RESET -to <to> -entity <entity name>
<value>
```

## PLL\_BANDWIDTH\_PRESET

Specifies the PLL bandwidth preset setting.

### Type

Enumeration

### Values

- Auto
- High
- Low
- Medium

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

This assignment supports synthesis wildcards.

### Syntax

```
set_instance_assignment -name PLL_BANDWIDTH_PRESET -to <to> -entity <entity  
name> <value>
```

## PLL\_COMPENSATION\_MODE

Specifies the routing path of the PLL feedback clock and adjusts the delay chains in the PLL.

### Type

Enumeration

### Values

- Direct
- External Feedback
- LVDS
- Normal
- Source Synchronous
- Zero Delay Buffer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

This assignment supports synthesis wildcards.

### Syntax

```
set_instance_assignment -name PLL_COMPENSATION_MODE -to <to> -entity <entity name> <value>
```



## PLL\_OPTIMIZE\_PHASE\_SHIFT\_FOR\_TIMING

Allows the Fitter to set the phase shift of a PLL output counter, and hence the phase shift of its generated clock, to improve timing for all edges affected by this clock. Apply multicycle timing exceptions to paths between the generated clock and other clocks in the design to avoid timing violations.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name PLL_OPTIMIZE_PHASE_SHIFT_FOR_TIMING -to <to> -  
entity <entity name> <value>
```

## PLL\_REFCLK\_INPUT\_TYPE

Enum type to choose the path that an input clock must take to the PLL reference clock port. To use a clock from the core, promote the PLL port input clock to be a global\_signal using the GLOBAL\_SIGNAL assignment.

### Type

Enumeration

### Values

- BALANCED
- DIRECT
- NOT\_BALANCED

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PLL_REFCLK_INPUT_TYPE -entity <entity name> <value>
set_instance_assignment -name PLL_REFCLK_INPUT_TYPE -to <to> -entity <entity
name> <value>
```

### Default Value

DIRECT, requires entity name

### Example

```
set_instance_assignment -name PLL_REFCLK_INPUT_TYPE DIRECT -to hpath|iopl1_inst
```

## PRESERVE\_CLOCK

Controls whether clock routing is preserved for logic with a clock source external to its partition. This assignment is currently only supported for Functional Safety partitions.

### Type

Boolean

### Device Support

- Intel Agilex 5

### Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name PRESERVE_CLOCK -to <to> -entity <entity name>  
<value>
```

## PRESERVE\_UNUSED\_XCVR\_CHANNEL

Preserve the performance of unused RX/TX channels over time, if they are intended to be used in future

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL <value>
set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL -to <to> -entity
<entity name> <value>
```

### Example

```
set_global_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON
set_instance_assignment -name PRESERVE_UNUSED_XCVR_CHANNEL ON -to AW34
```

## PRIORITY\_SEU\_AREA

Priority SEU checks on the specified area as fast as possible

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name PRIORITY_SEU_AREA <value>  
set_instance_assignment -name PRIORITY_SEU_AREA -to <to> <value>
```

### Default Value

Off

## PROGRAMMABLE\_DEEMPHASIS

Specifies Programmable De-emphasis of a pin.

### Type

Enumeration

### Values

- HIGH\_CZ
- HIGH\_LP
- LOW\_CZ
- LOW\_LP
- MEDIUM\_CZ
- MEDIUM\_LP
- OFF

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PROGRAMMABLE_DEEMPHASIS <value>
set_global_assignment -name PROGRAMMABLE_DEEMPHASIS -entity <entity name> <value>
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name PROGRAMMABLE_DEEMPHASIS HIGH_LP -to pin
```

### See Also

IO\_STANDARD

## PROGRAMMABLE\_POWER\_MAXIMUM\_HIGH\_SPEED\_FRACTION\_OF\_USED \_LAB\_TILES

Sets an upper limit on the fraction of the LAB tiles used by your design that can be high-speed. Legal values must be between 0.0 and 1.0. The default value is 1.0. A value of 1.0 means that there is no restriction on the number of high-speed tiles, and the fitter will use the minimum number needed to meet the timing requirements of your design. Specifying a value lower than 1.0 might degrade timing quality, because some timing critical resources might be forced into low-power mode.

### Type

String

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name  
PROGRAMMABLE_POWER_MAXIMUM_HIGH_SPEED_FRACTION_OF_USED_LAB_TILES <value>
```

### Default Value

1.0

## PROGRAMMABLE\_POWER\_TECHNOLOGY\_SETTING

Controls how the fitter configures tiles to operate in high-speed mode or low-power mode. Automatic specifies that the fitter should try to minimize power without sacrificing timing performance. Minimize Power Only specifies that the fitter should set the maximum number of tiles to operate in low-power mode. Force All Used Tiles to High Speed specifies that the fitter should set all used tiles to operate in high-speed mode. Force All Tiles with Failing Timing Paths to High Speed specifies that the fitter should ensure that all paths that are failing timing are set to high-speed mode. For designs that meet timing, the behavior of this setting should be similar to the Automatic setting. For designs that fail timing, all paths with negative slack will be put in high-speed mode. Note that this will likely not increase the speed of the design, and it may increase static power consumption, but it may assist in determining which logic paths need to be re-designed in order to close timing.

### Type

Enumeration

### Values

- Automatic
- Force All Tiles with Failing Timing Paths to High Speed
- Force All Used Tiles to High Speed
- Minimize Power Only

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PROGRAMMABLE_POWER_TECHNOLOGY_SETTING <value>
```



## PROGRAMMABLE\_PREEMPHASIS

Implements control of programmable pre-emphasis, which helps compensate for high frequency losses. This option is ignored if it is applied to anything other than an output or bidirectional pin, or a top-level design entity containing output or bidirectional pins.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### INTEGER\_RANGE

0, 3

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PROGRAMMABLE_PREEMPHASIS -entity <entity name>  
<value>  
set_instance_assignment -name PROGRAMMABLE_PREEMPHASIS -to <to> -entity <entity  
name> <value>  
set_global_assignment -name PROGRAMMABLE_PREEMPHASIS <value>
```

### Example

```
set_instance_assignment -name PROGRAMMABLE_PREEMPHASIS 0 -to pin
```

### See Also

IO\_STANDARD

## PROGRAMMABLE\_VOD

Implements control of programmable VOD. This option is ignored if it is applied to anything other than an output or bidirectional pin, or a top-level design entity containing output or bidirectional pins.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### INTEGER\_RANGE

0, 3

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PROGRAMMABLE_VOD -entity <entity name> <value>
set_instance_assignment -name PROGRAMMABLE_VOD -to <to> -entity <entity name>
<value>
set_global_assignment -name PROGRAMMABLE_VOD <value>
```

### Example

```
set_instance_assignment -name PROGRAMMABLE_PREEMPHASIS 0 -to pin
```

### See Also

IO\_STANDARD

## PR\_DONE\_OPEN\_DRAIN

Specify open drain on the PR\_DONE pin should be enabled or not

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name PR_DONE_OPEN_DRAIN <value>
```

### Default Value

On

### Example

```
set_global_assignment -name pr_done_open_drain on  
set_global_assignment -name pr_done_open_drain off
```

### See Also

ENABLE\_PR\_PINS

## PR\_ERROR\_OPEN\_DRAIN

Specify open drain on the PR\_ERROR pin should be enabled or not

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name PR_ERROR_OPEN_DRAIN <value>
```

### Default Value

On

### Example

```
set_global_assignment -name pr_error_open_drain on
set_global_assignment -name pr_error_open_drain off
```

### See Also

ENABLE\_PR\_PINS

## PR\_PINS\_OPEN\_DRAIN

Specifies open drain on the Partial Reconfiguration pins (PR\_READY, PR\_ERROR, and PR\_DONE) should be enabled or not

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name PR_PINS_OPEN_DRAIN <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name pr_pins_open_drain on  
set_global_assignment -name pr_pins_open_drain off
```

### See Also

ENABLE\_PR\_PINS

## PR\_READY\_OPEN\_DRAIN

Specify open drain on the PR\_READY pin should be enabled or not

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name PR_READY_OPEN_DRAIN <value>
```

### Default Value

On

### Example

```
set_global_assignment -name pr_ready_open_drain on
set_global_assignment -name pr_ready_open_drain off
```

### See Also

ENABLE\_PR\_PINS

## PR\_SECURITY\_VALIDATION

Generates a Partial Reconfiguration Security Masked Settings files (.smsf) containing data that an external controller can use to verify integrity of a new configuration of the target device region.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name PR_SECURITY_VALIDATION <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name pr_security_validation on
```

## PUD\_CTRL

Pull up/down for resistor. This ACF variable only applies to Diamond Mesa.

### Type

String

### Device Support

- eASIC N5X

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name PUD_CTRL -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name PUD_CTRL 6 -to output_pin
```



## QII\_AUTO\_PACKED\_REGISTERS

Allows the Compiler to combine a register and a combinational function, or to implement registers using I/O cells, RAM blocks, or DSP blocks instead of logic cells. This option controls how aggressively the Fitter combines registers with other function blocks to reduce the area of the design. Generally, the 'Auto' or 'Sparse Auto' settings should be used for this option. The other options limit the flexibility of the Fitter to combine registers with other function blocks and can result in no fits. When 'Auto', the default setting is selected, the Fitter attempts to achieve the best performance with good area. If necessary, additional logic is combined to reduce the area of the design so that it can fit within the selected device. When this setting is 'Sparse Auto', the Fitter attempts to achieve the highest performance with possibly increased area, but without exceeding the logic capacity of the device. If this option is set to 'Off', the Fitter does not combine registers with other functions. The 'Off' setting severely increases the area of the design and may cause a no fit. If this option is set to 'Sparse', the Fitter combines functions in a way which improves performance for many designs. If this option is set to 'Normal', the Fitter combines functions that are expected to maximize design performance and reduce area. When this option is set to 'Minimize Area', the Fitter aggressively combines unrelated functions to reduce the area required for placing the design, at the expense of performance. When this option is set to 'Minimize Area with Chains', the Fitter even more aggressively combines functions that are part of register cascade chains or can be converted to register cascade chains. If this option is set to any value but 'Off', registers are combined with I/O cells to improve I/O timing (as long as the Optimize IOC Register Placement For Timing option allows it), and with DSP blocks and RAM blocks to reduce the area required for placing the design or to improve timing when possible.

### Old Name

AUTO\_PACKED\_REGISTERS\_ARMSTRONG, AUTO\_PACKED\_REGISTERS\_STRATIXII,  
Auto Packed Registers -- Stratix II/II GX/III Cyclone II/III Arria GX

### Type

Enumeration

### Values

- Auto
- Minimize Area
- Minimize Area with Chains
- Normal
- Off
- Sparse
- Sparse Auto

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

## Syntax

```
set_global_assignment -name QII_AUTO_PACKED_REGISTERS <value>
set_global_assignment -name QII_AUTO_PACKED_REGISTERS -entity <entity name>
<value>
set_instance_assignment -name QII_AUTO_PACKED_REGISTERS -to <to> -entity <entity
name> <value>
```

## Default Value

Auto

## RECEIVER\_EQUALIZATION

TODO

### Type

Enumeration

### Values

- LARGE
- MEDIUM
- OFF
- SMALL

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name RECEIVER_EQUALIZATION <value>
set_global_assignment -name RECEIVER_EQUALIZATION -entity <entity name> <value>
set_instance_assignment -name RECEIVER_EQUALIZATION -to <to> -entity <entity
name> <value>
```

### Example

```
set_instance_assignment -name RECEIVER_EQUALIZATION LARGE -to pin
```

## RELATIVE\_NEUTRON\_FLUX

is the neutron flux rate used by the seu calculator

### Type

Double

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name RELATIVE_NEUTRON_FLUX <value>
```

### Default Value

1.0

## REPORT\_DSP\_PACKED\_REGISTER\_NAMES

Controls whether the fitter can report the names of registers packed into DSPs. Setting this to 'Off' will cause the 'Fixed Point DSP Register Packing Details' report to display the word 'registered' in place of the names of any registers packed into the DSP

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name REPORT_DSP_PACKED_REGISTER_NAMES <value>
```

### Default Value

On

## **REQUIRE\_PLL\_INITIALIZATION\_CLOCK**

Defines if a particular entity requires that the clock source for configuration is the configuration PLL.

### **Type**

Boolean

### **Device Support**

- Intel Agilex 5
- Intel Agilex 7

### **Notes**

This assignment is included in the Fitter report.

### **Syntax**

```
set_instance_assignment -name REQUIRE_PLL_INITIALIZATION_CLOCK -to <to> -entity
<entity name> <value>
```

### **Example**

```
set_instance_assignment -name REQUIRE_PLL_INITIALIZATION_CLOCK ON -to pcie
```

### **See Also**

INITIALIZATION\_CLOCK

## RESERVE\_ALL\_UNUSED\_PINS\_WEAK\_PULLUP

Reserves all unused pins on the target device in one of 5 states: as inputs that are tri-stated, as outputs that drive ground, as outputs that drive an unspecified signal, as input tri-stated with bus-hold, or as input tri-stated with weak pull-up.

### Type

Enumeration

### Values

- As input tri-stated
- As input tri-stated with bus-hold
- As input tri-stated with weak pull-up
- As output driving an unspecified signal
- As output driving ground

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name RESERVE_ALL_UNUSED_PINS_WEAK_PULLUP <value>
```

### Default Value

As input tri-stated with weak pull-up

## RESERVE\_AVST\_CLK\_AFTER\_CONFIGURATION

Specifies how the AVST clock pin should be used when the device is operating in user mode after configuration via AVST x16 or AVST x32 is complete.

### Type

Enumeration

### Values

- As input tri-stated
- Use as regular IO

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name RESERVE_AVST_CLK_AFTER_CONFIGURATION <value>
```

### Default Value

Use as regular IO

### Example

```
set_global_assignment -name RESERVE_AVST_CLK_AFTER_CONFIGURATION "USE AS REGULAR IO"
```



## RESERVE\_AVST\_DATA15\_THROUGH\_DATA0\_AFTER\_CONFIGURATION

Specifies how the AVST data[15:0] pin should be used when the device is operating in user mode after configuration via AVST x16 or AVST x32 is complete.

### Type

Enumeration

### Values

- As input tri-stated
- Use as regular IO

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name  
RESERVE_AVST_DATA15_THROUGH_DATA0_AFTER_CONFIGURATION <value>
```

### Default Value

Use as regular IO

### Example

```
set_global_assignment -name  
RESERVE_AVST_DATA15_THROUGH_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
```

## RESERVE\_AVST\_DATA31\_THROUGH\_DATA16\_AFTER\_CONFIGURATION

Specifies how the AVST data[31:16] pin should be used when the device is operating in user mode after configuration via AVST x32 is complete.

### Type

Enumeration

### Values

- As input tri-stated
- Use as regular IO

### Device Support

- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name
RESERVE_AVST_DATA31_THROUGH_DATA16_AFTER_CONFIGURATION <value>
```

### Default Value

Use as regular IO

### Example

```
set_global_assignment -name
RESERVE_AVST_DATA31_THROUGH_DATA16_AFTER_CONFIGURATION "USE AS REGULAR IO"
```

## RESERVE\_AVST\_VALID\_AFTER\_CONFIGURATION

Specifies how the AVST valid pin should be used when the device is operating in user mode after configuration via AVST x16 or AVST x32 is complete.

### Type

Enumeration

### Values

- As input tri-stated
- Use as regular IO

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name RESERVE_AVST_VALID_AFTER_CONFIGURATION <value>
```

### Default Value

Use as regular IO

### Example

```
set_global_assignment -name RESERVE_AVST_VALID_AFTER_CONFIGURATION "USE AS  
REGULAR IO"
```

## RESERVE\_DATA0\_AFTER\_CONFIGURATION

Specifies how the Data[0] pin should be used when the device is operating in user mode after configuration is complete. Depending on the current device and configuration scheme, the Data[0] pin can be reserved as a regular I/O pin, as an input that is tri-stated, as an output that drives ground, as an output that drives an unspecified signal, or compiler configured. If the Data[0] pin is reserved as a regular I/O pin, the Data[0] pin can be used as an ordinary I/O pin after configuration. If the Data[0] pin is only used to interface with external memory for configuration, the Data[0] pin should be reserved as compiler configured.

### Type

Enumeration

### Values

- As input tri-stated
- As output driving an unspecified signal
- As output driving ground
- Compiler configured
- Use as regular IO

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION <value>
```

### Default Value

As input tri-stated

### Example

```
set_global_assignment -name RESERVE_DATA0_AFTER_CONFIGURATION "USE AS REGULAR IO"
```

## RESERVE\_DATA15\_THROUGH\_DATA8\_AFTER\_CONFIGURATION

Specifies how the Data[15..8] pins should be used when the device is operating in user mode after configuration is complete.

### Type

Enumeration

### Values

- As input tri-stated
- As output driving an unspecified signal
- As output driving ground
- Use as regular IO

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name RESERVE_DATA15_THROUGH_DATA8_AFTER_CONFIGURATION  
<value>
```

### Default Value

Use as regular IO

### Example

```
set_global_assignment -name RESERVE_DATA15_THROUGH_DATA8_AFTER_CONFIGURATION  
"USE AS REGULAR IO"
```

## RESERVE\_DATA31\_THROUGH\_DATA16\_AFTER\_CONFIGURATION

Specifies how the Data[31..16] pins should be used when the device is operating in user mode after configuration is complete.

### Type

Enumeration

### Values

- As input tri-stated
- As output driving an unspecified signal
- As output driving ground
- Use as regular IO

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name RESERVE_DATA31_THROUGH_DATA16_AFTER_CONFIGURATION
<value>
```

### Default Value

Use as regular IO

### Example

```
set_global_assignment -name RESERVE_DATA31_THROUGH_DATA16_AFTER_CONFIGURATION
"USE AS REGULAR IO"
```

## RESERVE\_DATA7\_THROUGH\_DATA1\_AFTER\_CONFIGURATION

Specifies how the Data[7..1] pins should be used when the device is operating in user mode after configuration is complete. Depending on the current device and configuration scheme, these pins can be reserved as regular I/O pins, as inputs that are tri-stated, as outputs that drive ground, or as outputs that drive an unspecified signal. If this pin is reserved as a regular I/O pin, the Data[7..1] pins can be used as ordinary I/O pins after configuration.

### Type

Enumeration

### Values

- As input tri-stated
- As output driving an unspecified signal
- As output driving ground
- Use as regular IO

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name RESERVE_DATA7_THROUGH_DATA1_AFTER_CONFIGURATION  
<value>
```

### Default Value

Use as regular IO

### Example

```
set_global_assignment -name RESERVE_DATA7_THROUGH_DATA1_AFTER_CONFIGURATION "USE  
AS REGULAR IO"
```

## RESERVE\_FLEXIBLE\_CLOCK\_NETWORK

Allows you to specify whether this clock should be routed using only flexible section clock network routing. This setting may improve routability for reconfigurable clocks, or clocks that will drive new logic in a later compile.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name RESERVE_FLEXIBLE_CLOCK_NETWORK -to <to> -entity
<entity name> <value>
```



## RESERVE\_PR\_PINS

Allows you to reserve the PR\_REQUEST, PR\_READY, PR\_ERROR, PR\_DONE, DCLK, and DATA[15..0] pins and prevent other pins from using them. Once these pins are reserved, they could not use to support partial reconfiguration (PR) with an external host as well when the device operates in user mode.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name RESERVE_PR_PINS <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name RESERVE_PR_PINS ON
```

### See Also

ENABLE\_PR\_PINS

## RESERVE\_ROUTING\_OUTPUT\_FLEXIBILITY

Allows you to specify whether the router should reserve output flexibility in this compilation. This setting helps maintain certain routing flexibility for later compilation, but may affect routability in this compilation.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_global_assignment -name RESERVE_ROUTING_OUTPUT_FLEXIBILITY <value>
```

### Default Value

Off

## ROUTER\_CLOCKING\_TOPOLOGY\_ANALYSIS

Directs the router to perform an analysis of the design's clocking topology and adjust the optimization approach on paths with significant clock skew. Enabling this option may improve hold timing at the cost of increased compile time.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ROUTER_CLOCKING_TOPOLOGY_ANALYSIS <value>
```

### Default Value

Off

## ROUTER\_LCELL\_INSERTION\_AND\_LOGIC\_DUPLICATION

Allows the Fitter to automatically insert buffer logic cells between two nodes without altering the functionality of the design. Buffer logic cells are created from unused logic cells in the device. This option also allows the Fitter to duplicate a logic cell within a LAB when there are unused logic cells available in a LAB. Using this option can increase compilation time. The default setting of Auto will allow these operations to run when 1) the design requires them to fit the design or 2) the performance of the design can be improved by this optimization with a nominal compilation time increase.

### Type

Enumeration

### Values

- Auto
- Off
- On

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ROUTER_LCELL_INSERTION_AND_LOGIC_DUPLICATION <value>
```

### Default Value

Auto

## ROUTER\_REGISTER\_DUPLICATION

Allows the Fitter to automatically duplicate registers within a LAB containing empty logic cells. This option does not alter the functionality of the design. The Auto Register Duplication option is also ignored if you select OFF as the setting for the Logic Cell Insertion -- Logic Duplication logic option. Turning on this option can allow the Logic Cell Insertion -- Logic Duplication logic option to improve a design's routability, but can make formal verification of a design more difficult.

### Type

Enumeration

### Values

- Auto
- Off
- On

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ROUTER_REGISTER_DUPLICATION <value>
```

### Default Value

Auto

## ROUTER\_TIMING\_OPTIMIZATION\_LEVEL

Controls how aggressively the router tries to meet timing requirements. Setting this option to Maximum can increase design speed slightly, at the cost of increased compile time. Setting this option to Minimum can reduce compile time, at the cost of slightly reduced design speed. The default value is Normal.

### Type

Enumeration

### Values

- MAXIMUM
- MINIMUM
- Normal

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- EPC1
- EPC2
- Enhanced Configuration Devices
- Flash Memory
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ROUTER_TIMING_OPTIMIZATION_LEVEL <value>
```

### Default Value

Normal

## RZQ\_GROUP

Specifies an RZQ pin name and an OCT to terminate the given pin. Using the same RZQ pin name instructs the fitter to use the same OCT to terminate the group of pins

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name RZQ_GROUP -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name RZQ_GROUP oct_rzq_in -to output_pin
```

### See Also

OUTPUT\_TERMINATION

## RZQ\_PIN\_GROUP\_NAME

Specifies a name to be given to the rzq group that will be created for the rzq pin.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name RZQ_PIN_GROUP_NAME -to <to> -entity <entity name>
<value>
```

### Example

```
set_instance_assignment -name RZQ_PIN_GROUP_NAME oct_rzq_in -to rzq_pin
```

### See Also

OUTPUT\_TERMINATION RZQ\_GROUP



## S10\_FIX\_XCVR\_PORT\_MAPPING

Force CTS Portmapping for pre ND5 L Finality devices.

### Type

Boolean

### Device Support

- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name S10_FIX_XCVR_PORT_MAPPING <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name S10_FIX_XCVR_PORT_MAPPING ON
```

## SCHMITT\_TRIGGER

Turn on schmitt trigger.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SCHMITT_TRIGGER -entity <entity name> <value>
set_instance_assignment -name SCHMITT_TRIGGER -to <to> -entity <entity name>
<value>
set_global_assignment -name SCHMITT_TRIGGER <value>
```

### Default Value

On

## SDM\_DIRECT\_TO\_FACTORY\_IMAGE

If this pin asserted then device loads the factory image as the first image after boot without attempting to load any application image.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SDM_DIRECT_TO_FACTORY_IMAGE <value>
```

### Default Value

Off

## SDM\_PCIE\_CALIB\_START

Output to drive high when configuration has started PCIe Calibration.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SDM_PCIE_CALIB_START <value>
```

### Default Value

Off

## SEED

Specifies the starting value the Fitter uses when randomly determining the initial placement for the current design. The value can be any non-negative integer value. Changing the starting value may or may not produce better fitting. Specify a starting value only if the Fitter is not meeting timing requirements by a small amount. The Design Space Explorer tool lets you sweep many seed values easily to find the best value for a given project. Modifying the design or Quartus settings even slightly will usually change which seed is best for the design.

### Old Name

INITIAL\_PLACEMENT\_CONFIGURATION

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SEED <value>
```

### Default Value

1

## SEU\_FIT\_REPORT

determines whether the SEU report is displayed or not

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SEU_FIT_REPORT <value>
```

### Default Value

Off

## SHIFT\_REG\_TO\_RAM\_INFERENCE\_MIN\_INPUT\_REG\_EXCLUDED

Specify minimum number of shift register input layers excluded from being converted into a RAM-based shift register implementation.

### Type

Integer

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_global_assignment -name SHIFT_REG_TO_RAM_INFERENCE_MIN_INPUT_REG_EXCLUDED -  
entity <entity name> <value>  
set_instance_assignment -name SHIFT_REG_TO_RAM_INFERENCE_MIN_INPUT_REG_EXCLUDED -  
to <to> -entity <entity name> <value>
```

### Example

```
set_global_assignment -name SHIFT_REG_TO_RAM_INFERENCE_MIN_INPUT_REG_EXCLUDED 3 -  
to ff_in_shiftreg
```

## SHIFT\_REG\_TO\_RAM\_INFERENCE\_MIN\_OUTPUT\_REG\_EXCLUDED

Specify minimum number of shift register output layers excluded from being converted into a RAM-based shift register implementation.

### Type

Integer

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_global_assignment -name SHIFT_REG_TO_RAM_INFERENCE_MIN_OUTPUT_REG_EXCLUDED -
entity <entity name> <value>
set_instance_assignment -name SHIFT_REG_TO_RAM_INFERENCE_MIN_OUTPUT_REG_EXCLUDED
-to <to> -entity <entity name> <value>
```

### Example

```
set_global_assignment -name SHIFT_REG_TO_RAM_INFERENCE_MIN_OUTPUT_REG_EXCLUDED 3
-to ff_in_shiftreg
```



## SLEW\_RATE

Implements control of low-to-high/high-to-low transitions on output pins to help reduce switching noise. When a large number of output pins switch simultaneously, pins that use the lower Slew Rate option help reduce switching noise. This option is ignored if it is applied to anything other than an output or bidirectional pin, or a top-level design entity containing output or bidirectional pins. Note that using this option may increase the delay for output or bidir pins, which can affect slack on Tco paths for the pins this is applied to.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10
- eASIC N5X

### INTEGER\_RANGE

0, 3

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SLEW_RATE -entity <entity name> <value>  
set_instance_assignment -name SLEW_RATE -to <to> -entity <entity name> <value>  
set_global_assignment -name SLEW_RATE <value>
```

### Example

```
set_instance_assignment -name SLEW_RATE 0 -to pin
```

### See Also

IO\_STANDARD CURRENT\_STRENGTH\_NEW OUTPUT\_TERMINATION

## SLOW\_SLEW\_RATE

Implements slow low-to-high/high-to-low transitions on output pins to help reduce switching noise. When a large number of output pins switch simultaneously, pins that use the Slow Slew Rate option help reduce switching noise. This option is ignored if it is applied to anything other than an output or bidirectional pin, or a top-level design entity containing output or bidirectional pins. Note that using this option increases the delay for output or bidir pins, which can affect slack on Tco paths for the pins this is applied to.

### Type

Boolean

### Device Support

- EPC1
- EPC2
- Enhanced Configuration Devices

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name SLOW_SLEW_RATE -entity <entity name> <value>
set_instance_assignment -name SLOW_SLEW_RATE -to <to> -entity <entity name>
<value>
set_global_assignment -name SLOW_SLEW_RATE <value>
```

### Default Value

Off

## STRATIXV\_CONFIGURATION\_SCHEME

The method used to configure a device with a design. Available configuration schemes depend on selected device family: Passive Serial (PS), Passive Parallel x8 (PPx8), Passive Parallel x16 (PPx16), Passive Parallel x32 (PPx32), Active Serial x1 (ASx1), Active Serial x4 (ASx4) and AVST x8, x16 and x32.

### Type

Enumeration

### Values

- AVST x16
- AVST x32
- AVST x8
- Active Serial
- Active Serial x1
- Active Serial x4
- Internal Configuration
- Passive Parallel x16
- Passive Parallel x32
- Passive Parallel x8
- Passive Serial

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10
- eASIC N5X

### Notes

None

### Syntax

```
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME <value>
```

### Example

```
set_global_assignment -name STRATIXV_CONFIGURATION_SCHEME "Active Serial"
```

## SYNCHRONIZER\_IDENTIFICATION

Specifies how the Timing Analyzer identifies registers as being part of a synchronization register chain for metastability analysis. A synchronization register chain is a sequence of registers with the same clock with no fan-out in between, which is driven by a pin or logic from another clock domain. When this option is set to 'Off', the Timing Analyzer does not identify the specified registers, or the registers within the specified entity, as synchronization registers. When the option is set to 'Auto', the Timing Analyzer identifies valid synchronization registers that are part of a chain with more than one register that contains no combinational logic. When this option is set to 'Forced if Asynchronous', the Timing Analyzer identifies synchronization register chains if the software detects an asynchronous signal transfer, even if there is combinational logic or only one register in the chain. When this option is set to 'Forced', then the specified register, or all registers within the specified entity, are always identified as synchronizers, even if the software does not detect an asynchronous signal transfer. Note that the 'Forced' option should not be applied to the entire design (and cannot be applied from the Quartus GUI's Settings dialog), because doing so identifies all registers in the design as synchronizers. Also, it is not possible to set the global detection setting to 'Off'; attempting to do so will have it changed to 'Auto'. If a synchronization register chain is identified with the 'Forced' or 'Forced if Asynchronous' option, then its registers are optimized for improved Mean Time Between Failure (MTBF) as long as the Optimize Design for Metastability option is turned on, and the Timing Analyzer reports the metastability MTBF for the chain if it meets the design timing requirements. However, synchronization register chains identified with the 'Auto' option instead of the 'Forced' or 'Forced if Asynchronous' options will be excluded from metastability optimization and reporting unless the 'Analyze Auto-Detected Synchronizers for Metastability' setting is enabled. Otherwise, you can use the 'Auto' setting to generate a report of possible synchronization chains in your design.

### Old Name

ANALYZE\_METASTABILITY

### Type

Enumeration

### Values

- Auto
- Forced
- Forced If Asynchronous
- Off

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

## Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

## Syntax

```
set_global_assignment -name SYNCHRONIZER_IDENTIFICATION <value>  
set_global_assignment -name SYNCHRONIZER_IDENTIFICATION -entity <entity name>  
<value>  
set_instance_assignment -name SYNCHRONIZER_IDENTIFICATION -to <to> -entity  
<entity name> <value>
```

## Default Value

Auto

## SYNCHRONIZER\_TOGGLE\_RATE

Specifies the toggle rate of this register. The units for this value are in transitions per second, and must be positive. This is used when calculating the Mean Time Between Failures (MTBF) of a synchronizer chain in the Metastability Report. This only applies when the Timing Analyzer is used. You can specify the desired frequency setting on the first register of a synchronizer chain, and this will determine the data rate used in the MTBF estimation. There are two other assignments associated with toggle rates. The I/O Maximum Toggle Rate is only used for pins, and specifies the worst-case toggle rates used for signal integrity purposes. The Power Toggle Rate assignment is used to specify the expected time-averaged toggle rate, and is used by the Power Analyzer to estimate time-averaged power consumption.

### Type

Double

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name SYNCHRONIZER_TOGGLE_RATE -to <to> -entity <entity name> <value>
```

## TERMINATION\_CONTROL\_BLOCK

Specifies the control block used for calibrated on-chip termination (OCT) and impedance matching for an I/O pin. OCT helps to prevent signal reflections and maintain signal integrity. This option is ignored if it is applied to anything other than an I/O pad, input buffer, or output buffer. This option should only be used on I/O pins which have a calibrated termination assignment.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

The value of this assignment is case sensitive.

This assignment is copied to any duplicated nodes.

This assignment supports Fitter wildcards.

The value of this assignment must be a node name.

### Syntax

```
set_instance_assignment -name TERMINATION_CONTROL_BLOCK -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name TERMINATION_CONTROL_BLOCK "my_oct:inst |  
my_oct_alt_oct_toq:my_oct_alt_oct_toq_component|sd1a_0" -to pin_name
```

### See Also

INPUT\_OCT\_VALUE IO\_STANDARD OUTPUT\_OCT\_VALUE

## TREAT\_BIDIR\_AS\_OUTPUT

Directs the bidirectional pin to be essentially treated as an output pin meaning that the input path is used for feedback from the output path.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name TREAT_BIDIR_AS_OUTPUT <value>
set_global_assignment -name TREAT_BIDIR_AS_OUTPUT -entity <entity name> <value>
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT -to <to> -entity <entity name> <value>
```

### Default Value

Off

### Example

```
set_instance_assignment -name TREAT_BIDIR_AS_OUTPUT ON -to bidir_pin
```

### See Also

IO\_STANDARD



## TRI\_STATE\_SPI\_PINS

This option controls Active Configuration Controller to tri-state the Active Configuration pins in user mode. This option would be ignored if the selected configuration scheme is not an Active Configuration scheme.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name TRI_STATE_SPI_PINS <value>
```

### Default Value

Off

## UNFORCE\_MERGE\_PLL

Prevents the specified PLL to be merged with the master PLL. Use this option only for two compatible PLLs driven by the same clock source.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name UNFORCE_MERGE_PLL -to <to> -entity <entity name>
<value>
```

## UNUSED\_IO\_BANK\_VOLTAGE

Specifies the configuration for vccio for unused bank.

### Type

Enumeration

### Values

- 0V
- 1\_2V
- 1\_5V

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

None

### Syntax

```
set_global_assignment -name UNUSED_IO_BANK_VOLTAGE <value>
```

### Example

```
set_global_assignment -name UNUSED_IO_BANK_VOLTAGE 1_2V
```

## UNUSED\_TSD\_PINS\_GND

If this option is turned on, unused temperature sensing diode (TSD) pins, TEMPDIODEp/TEMPDIODEn, on the device are automatically set to GND in the Pin-Out File (.pin) file. By default, the TSD pins are available for connection to an external temperature sensing device; however, you must manually connect the pins to GND if they are not connected. Turning on this option only updates the information in the .pin file, it does not affect FPGA behavior.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name UNUSED_TSD_PINS_GND <value>
```

### Default Value

Off

## USE\_ADDITIONAL\_QSPI\_FLASH

Enable to allow access to additional QSPI flash.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_ADDITIONAL_QSPI_FLASH <value>
```

### Default Value

Off

## USE\_ANTI\_TAMPER

Output to indicate anti-tampering activity.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_ANTI_TAMPER <value>
```

### Default Value

Off

## USE\_AS\_3V\_GPIO

This assignment is required when attempting to place a GPIO using a non-3V IO standard in a location that supports 3V IOs. It allows the the fitter to place this in a 3V IO location (not allowed by default). Applies to S10 only.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name USE_AS_3V_GPIO -entity <entity name> <value>  
set_instance_assignment -name USE_AS_3V_GPIO -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name USE_AS_3V_GPIO ON -to pin
```

## USE\_CONF\_DONE

Implement CONF\_DONE using appropriate configuration pin resource.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_CONF_DONE <value>
```

### Default Value

Off



## USE\_CVP\_CONFDONE

Enable the Cvp\_CONFDONE pin, which indicates that the device finished core programming in Configuration via Protocol mode. If this option is turned off, the Cvp\_CONFDONE pin is disabled when the device operates in user mode and is available as a user I/O pin.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_CVP_CONFDONE <value>
```

### Default Value

Off

## USE\_DATA\_UNLOCK

Output to indicate Direct Interface Bus on both FPGA die in the same package is ready for data transfer. This is applicable to multiple FPGA die device only.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_DATA_UNLOCK <value>
```

### Default Value

Off

## USE\_HPS\_COLD\_RESET

Enable the HPS cold nreset pin.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_HPS_COLD_RESET <value>
```

### Default Value

Off

## USE\_HPS\_WARM\_RESET

Enable the HPS warm nreset pin.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_HPS_WARM_RESET <value>
```

### Default Value

Off

## USE\_INIT\_DONE

Enables the INIT\_DONE pin, which allows you to externally monitor when initialization is completed and the device is in user mode. If this option is turned off, the INIT\_DONE pin is disabled when the device operates in user mode and is available as a user I/O pin.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_INIT_DONE <value>
```

### Default Value

Off

## USE\_NCATTRIP

Output to indicate an extreme over-temperature conditioning.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_NCATTRIP <value>
```

### Default Value

Off

## USE\_PWRMGT\_ALERT

Implement PWRMGT\_ALERT using appropriate configuration pin resource.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_PWRMGT_ALERT <value>
```

### Default Value

Off

## USE\_PWRMGT\_SCL

Implement PWRMGT\_SCL using appropriate configuration pin resource.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_PWRMGT_SCL <value>
```

### Default Value

Off



## USE\_PWRMGT\_SDA

Implement PWRMGT\_SDA using appropriate configuration pin resource.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_PWRMGT_SDA <value>
```

### Default Value

Off

## USE\_SEU\_ERROR

Enable the SEU\_ERROR pin.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_SEU_ERROR <value>
```

### Default Value

Off

## USE\_TAMPER\_DETECT

Output to indicate a tampering detected.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10
- eASIC N5X

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_TAMPER_DETECT <value>
```

### Default Value

Off

## USE\_UIB\_CATTRIP

Output to indicate an extreme over-temperature conditioning.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_UIB_CATTRIP <value>
```

### Default Value

Off

## VCCIO\_CURRENT\_1PT8V

For user to override VCCIO current of 1.8-V io standard. Original current is 2mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_1PT8V <value>
```

## VCCIO\_CURRENT\_2PT5V

For user to override VCCIO current of 2.5-V io standard. Original current is 2mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_2PT5V <value>
```

## VCCIO\_CURRENT\_GTL

For user to override VCCIO current of GTL. Not yet supported in MAX7000.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_GTL <value>
```

## VCCIO\_CURRENT\_GTL\_PLUS

For user to override VCCIO current of GTL+. Original current is 0mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_GTL_PLUS <value>
```



## VCCIO\_CURRENT\_LVCMOS

For user to override VCCIO current of LVCMOS. Original current is 2mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_LVCMOS <value>
```

## VCCIO\_CURRENT\_LVTTL

For user to override VCCIO current of LVTTL. Original current is 4mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_LVTTL <value>
```

## VCCIO\_CURRENT\_PCI

For user to override VCCIO current of PCI. Original current is 4mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_PCI <value>
```

## VCCIO\_CURRENT\_SSTL2\_CLASS1

For user to override VCCIO current of SSTL2\_CLASS1. Original current is 14mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_SSTL2_CLASS1 <value>
```

## VCCIO\_CURRENT\_SSTL2\_CLASS2

For user to override VCCIO current of SSTL2\_CLASS2. Original current is 21mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_SSTL2_CLASS2 <value>
```

## VCCIO\_CURRENT\_SSTL3\_CLASS1

For user to override VCCIO current of SSTL3\_CLASS1. Original current is 18mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_SSTL3_CLASS1 <value>
```

## VCCIO\_CURRENT\_SSTL3\_CLASS2

For user to override VCCIO current of SSTL3\_CLASS2. Original current is 25mA

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name VCCIO_CURRENT_SSTL3_CLASS2 <value>
```

## VERIFIED\_GRAY\_CODED\_BUS\_DESTINATIONS

Specifies registers that are the destinations of Gray-coded multi-bit synchronizer buses. Compliant Gray-coded buses whose destination registers all have this assignment applied will not issue violations of CDC-50008.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VERIFIED_GRAY_CODED_BUS_DESTINATIONS <value>
set_global_assignment -name VERIFIED_GRAY_CODED_BUS_DESTINATIONS -entity <entity
name> <value>
set_instance_assignment -name VERIFIED_GRAY_CODED_BUS_DESTINATIONS -to <to> -
entity <entity name> <value>
```



## VID\_OPERATION\_MODE

Enable Voltage Identification Logic in the target device with selected operation mode.

### Type

Enumeration

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VID_OPERATION_MODE <value>
```

### Default Value

PMBus Master

### Example

```
set_global_assignment -name VID_OPERATION_MODE "PMBus Master"
```

## VREF\_MODE

Specifies VREF mode of a pin.

### Type

Enumeration

### Values

- CALIBRATED
- CALIBRATED\_SSTL
- DDR4\_CAL
- DDR4\_CAL\_RANGE2
- DDR4\_NOCAL
- EXTERNAL
- HALF\_NOCAL
- VCCIO\_45
- VCCIO\_50
- VCCIO\_55
- VCCIO\_65
- VCCIO\_70
- VCCIO\_75

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_global_assignment -name VREF_MODE <value>
set_global_assignment -name VREF_MODE -entity <entity name> <value>
set_instance_assignment -name VREF_MODE -to <to> -entity <entity name> <value>
```

### Example

```
set_instance_assignment -name VREF_MODE EXTERNAL -to pin
```

### See Also

VREF\_MODE

## WEAK\_PULL\_DOWN\_RESISTOR

Enables the weak pull-down resistor when the device is operating in user mode. This option pulls a high-impedance bus signal to VCC. The Weak Pull-Down Resistor option should not be used at the same time as the Enable Bus-Hold Circuitry option. This option is ignored if it is applied to anything other than a pin.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name WEAK_PULL_DOWN_RESISTOR <value>
set_global_assignment -name WEAK_PULL_DOWN_RESISTOR -entity <entity name> <value>
set_instance_assignment -name WEAK_PULL_DOWN_RESISTOR -to <to> -entity <entity name> <value>
```

### Default Value

Off

### Example

```
set_instance_assignment -name WEAK_PULL_DOWN_RESISTOR ON -to pin
```

## WEAK\_PULL\_UP\_DN\_SEL

Weak pull up or pull down select for 3 flavors of pull up or pull down resistors. i.e. 20 KOhm, 50 KOhm and 80 KOhm. This option is intended to work for HPS dedicated IOs

### Type

Enumeration

### Values

- NO\_PULL\_UP\_DN
- PULL\_DN\_20
- PULL\_DN\_50
- PULL\_DN\_80
- PULL\_UP\_20
- PULL\_UP\_50
- PULL\_UP\_80

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name WEAK_PULL_UP_DN_SEL -entity <entity name> <value>
set_instance_assignment -name WEAK_PULL_UP_DN_SEL -to <to> -entity <entity name>
<value>
set_global_assignment -name WEAK_PULL_UP_DN_SEL <value>
```

## WEAK\_PULL\_UP\_RESISTOR

Enables the weak pull-up resistor when the device is operating in user mode. This option pulls a high-impedance bus signal to VCC. The Weak Pull-Up Resistor option should not be used at the same time as the Enable Bus-Hold Circuitry option. This option is ignored if it is applied to anything other than a pin.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name WEAK_PULL_UP_RESISTOR <value>
set_global_assignment -name WEAK_PULL_UP_RESISTOR -entity <entity name> <value>
set_instance_assignment -name WEAK_PULL_UP_RESISTOR -to <to> -entity <entity name> <value>
```

### Default Value

Off

### Example

```
set_instance_assignment -name WEAK_PULL_UP_RESISTOR ON -to pin
```

## WIRELUT\_REMOVAL\_HOLD\_GUARD\_BAND

Hold guard band value used in wirelut removal stage.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name WIRELUT_REMOVAL_HOLD_GUARD_BAND <value>
```

### Default Value

100

## WIRELUT\_REMOVAL\_SETUP\_GUARD\_BAND

Setup guard band value used in wirelut removal stage.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name WIRELUT_REMOVAL_SETUP_GUARD_BAND <value>
```

### Default Value

100



## XCVR\_A10\_REFCLK\_TERM\_TRISTATE

A logic option that directs the Compiler to enable the internal termination of the dedicated reference clock pin.

### Type

Enumeration

### Values

- TRISTATE\_OFF
- TRISTATE\_ON

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_REFCLK_TERM_TRISTATE -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_CTLE\_ACGAIN\_4S

A logic option that allows you to control the amount of AC gain on the equalizer in high gain mode. The amount of AC gain is proportional to the setting where '0' gives the lowest AC gain and '31' gives the largest AC gain. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_CTLE\_ACGAIN\_4S\_0
- RADP\_CTLE\_ACGAIN\_4S\_1
- RADP\_CTLE\_ACGAIN\_4S\_10
- RADP\_CTLE\_ACGAIN\_4S\_11
- RADP\_CTLE\_ACGAIN\_4S\_12
- RADP\_CTLE\_ACGAIN\_4S\_13
- RADP\_CTLE\_ACGAIN\_4S\_14
- RADP\_CTLE\_ACGAIN\_4S\_15
- RADP\_CTLE\_ACGAIN\_4S\_16
- RADP\_CTLE\_ACGAIN\_4S\_17
- RADP\_CTLE\_ACGAIN\_4S\_18
- RADP\_CTLE\_ACGAIN\_4S\_19
- RADP\_CTLE\_ACGAIN\_4S\_2
- RADP\_CTLE\_ACGAIN\_4S\_20
- RADP\_CTLE\_ACGAIN\_4S\_21
- RADP\_CTLE\_ACGAIN\_4S\_22
- RADP\_CTLE\_ACGAIN\_4S\_23
- RADP\_CTLE\_ACGAIN\_4S\_24
- RADP\_CTLE\_ACGAIN\_4S\_25
- RADP\_CTLE\_ACGAIN\_4S\_26
- RADP\_CTLE\_ACGAIN\_4S\_27
- RADP\_CTLE\_ACGAIN\_4S\_28
- RADP\_CTLE\_ACGAIN\_4S\_3
- RADP\_CTLE\_ACGAIN\_4S\_4
- RADP\_CTLE\_ACGAIN\_4S\_5
- RADP\_CTLE\_ACGAIN\_4S\_6
- RADP\_CTLE\_ACGAIN\_4S\_7
- RADP\_CTLE\_ACGAIN\_4S\_8
- RADP\_CTLE\_ACGAIN\_4S\_9

## Device Support

- Arria 10

## Notes

## Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_CTLE_ACGAIN_4S -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_CTL\_EQZ\_1S\_SEL

A logic option that allows you to control the amount of AC gain on the one-stage equalizer. The amount of AC gain is proportional to the setting where '0' gives the lowest AC gain and '15' gives the largest AC gain. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_CTL\_EQZ\_1S\_SEL\_0
- RADP\_CTL\_EQZ\_1S\_SEL\_1
- RADP\_CTL\_EQZ\_1S\_SEL\_10
- RADP\_CTL\_EQZ\_1S\_SEL\_11
- RADP\_CTL\_EQZ\_1S\_SEL\_12
- RADP\_CTL\_EQZ\_1S\_SEL\_13
- RADP\_CTL\_EQZ\_1S\_SEL\_14
- RADP\_CTL\_EQZ\_1S\_SEL\_15
- RADP\_CTL\_EQZ\_1S\_SEL\_2
- RADP\_CTL\_EQZ\_1S\_SEL\_3
- RADP\_CTL\_EQZ\_1S\_SEL\_4
- RADP\_CTL\_EQZ\_1S\_SEL\_5
- RADP\_CTL\_EQZ\_1S\_SEL\_6
- RADP\_CTL\_EQZ\_1S\_SEL\_7
- RADP\_CTL\_EQZ\_1S\_SEL\_8
- RADP\_CTL\_EQZ\_1S\_SEL\_9

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_CTL_EQZ_1S_SEL -to <to> -entity
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP1

A logic option that allows you to specify the coefficient setting for fix tap one in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP1\_0
- RADP\_DFE\_FXTAP1\_1
- RADP\_DFE\_FXTAP1\_10
- RADP\_DFE\_FXTAP1\_100
- RADP\_DFE\_FXTAP1\_101
- RADP\_DFE\_FXTAP1\_102
- RADP\_DFE\_FXTAP1\_103
- RADP\_DFE\_FXTAP1\_104
- RADP\_DFE\_FXTAP1\_105
- RADP\_DFE\_FXTAP1\_106
- RADP\_DFE\_FXTAP1\_107
- RADP\_DFE\_FXTAP1\_108
- RADP\_DFE\_FXTAP1\_109
- RADP\_DFE\_FXTAP1\_11
- RADP\_DFE\_FXTAP1\_110
- RADP\_DFE\_FXTAP1\_111
- RADP\_DFE\_FXTAP1\_112
- RADP\_DFE\_FXTAP1\_113
- RADP\_DFE\_FXTAP1\_114
- RADP\_DFE\_FXTAP1\_115
- RADP\_DFE\_FXTAP1\_116
- RADP\_DFE\_FXTAP1\_117
- RADP\_DFE\_FXTAP1\_118
- RADP\_DFE\_FXTAP1\_119
- RADP\_DFE\_FXTAP1\_12
- RADP\_DFE\_FXTAP1\_120
- RADP\_DFE\_FXTAP1\_121
- RADP\_DFE\_FXTAP1\_122
- RADP\_DFE\_FXTAP1\_123
- RADP\_DFE\_FXTAP1\_124

- RADP\_DFE\_FXTAP1\_125
- RADP\_DFE\_FXTAP1\_126
- RADP\_DFE\_FXTAP1\_127
- RADP\_DFE\_FXTAP1\_13
- RADP\_DFE\_FXTAP1\_14
- RADP\_DFE\_FXTAP1\_15
- RADP\_DFE\_FXTAP1\_16
- RADP\_DFE\_FXTAP1\_17
- RADP\_DFE\_FXTAP1\_18
- RADP\_DFE\_FXTAP1\_19
- RADP\_DFE\_FXTAP1\_2
- RADP\_DFE\_FXTAP1\_20
- RADP\_DFE\_FXTAP1\_21
- RADP\_DFE\_FXTAP1\_22
- RADP\_DFE\_FXTAP1\_23
- RADP\_DFE\_FXTAP1\_24
- RADP\_DFE\_FXTAP1\_25
- RADP\_DFE\_FXTAP1\_26
- RADP\_DFE\_FXTAP1\_27
- RADP\_DFE\_FXTAP1\_28
- RADP\_DFE\_FXTAP1\_29
- RADP\_DFE\_FXTAP1\_3
- RADP\_DFE\_FXTAP1\_30
- RADP\_DFE\_FXTAP1\_31
- RADP\_DFE\_FXTAP1\_32
- RADP\_DFE\_FXTAP1\_33
- RADP\_DFE\_FXTAP1\_34
- RADP\_DFE\_FXTAP1\_35
- RADP\_DFE\_FXTAP1\_36
- RADP\_DFE\_FXTAP1\_37
- RADP\_DFE\_FXTAP1\_38
- RADP\_DFE\_FXTAP1\_39
- RADP\_DFE\_FXTAP1\_4
- RADP\_DFE\_FXTAP1\_40
- RADP\_DFE\_FXTAP1\_41
- RADP\_DFE\_FXTAP1\_42
- RADP\_DFE\_FXTAP1\_43
- RADP\_DFE\_FXTAP1\_44

- RADP\_DFE\_FXTAP1\_45
- RADP\_DFE\_FXTAP1\_46
- RADP\_DFE\_FXTAP1\_47
- RADP\_DFE\_FXTAP1\_48
- RADP\_DFE\_FXTAP1\_49
- RADP\_DFE\_FXTAP1\_5
- RADP\_DFE\_FXTAP1\_50
- RADP\_DFE\_FXTAP1\_51
- RADP\_DFE\_FXTAP1\_52
- RADP\_DFE\_FXTAP1\_53
- RADP\_DFE\_FXTAP1\_54
- RADP\_DFE\_FXTAP1\_55
- RADP\_DFE\_FXTAP1\_56
- RADP\_DFE\_FXTAP1\_57
- RADP\_DFE\_FXTAP1\_58
- RADP\_DFE\_FXTAP1\_59
- RADP\_DFE\_FXTAP1\_6
- RADP\_DFE\_FXTAP1\_60
- RADP\_DFE\_FXTAP1\_61
- RADP\_DFE\_FXTAP1\_62
- RADP\_DFE\_FXTAP1\_63
- RADP\_DFE\_FXTAP1\_64
- RADP\_DFE\_FXTAP1\_65
- RADP\_DFE\_FXTAP1\_66
- RADP\_DFE\_FXTAP1\_67
- RADP\_DFE\_FXTAP1\_68
- RADP\_DFE\_FXTAP1\_69
- RADP\_DFE\_FXTAP1\_7
- RADP\_DFE\_FXTAP1\_70
- RADP\_DFE\_FXTAP1\_71
- RADP\_DFE\_FXTAP1\_72
- RADP\_DFE\_FXTAP1\_73
- RADP\_DFE\_FXTAP1\_74
- RADP\_DFE\_FXTAP1\_75
- RADP\_DFE\_FXTAP1\_76
- RADP\_DFE\_FXTAP1\_77
- RADP\_DFE\_FXTAP1\_78
- RADP\_DFE\_FXTAP1\_79

- RADP\_DFE\_FXTAP1\_8
- RADP\_DFE\_FXTAP1\_80
- RADP\_DFE\_FXTAP1\_81
- RADP\_DFE\_FXTAP1\_82
- RADP\_DFE\_FXTAP1\_83
- RADP\_DFE\_FXTAP1\_84
- RADP\_DFE\_FXTAP1\_85
- RADP\_DFE\_FXTAP1\_86
- RADP\_DFE\_FXTAP1\_87
- RADP\_DFE\_FXTAP1\_88
- RADP\_DFE\_FXTAP1\_89
- RADP\_DFE\_FXTAP1\_9
- RADP\_DFE\_FXTAP1\_90
- RADP\_DFE\_FXTAP1\_91
- RADP\_DFE\_FXTAP1\_92
- RADP\_DFE\_FXTAP1\_93
- RADP\_DFE\_FXTAP1\_94
- RADP\_DFE\_FXTAP1\_95
- RADP\_DFE\_FXTAP1\_96
- RADP\_DFE\_FXTAP1\_97
- RADP\_DFE\_FXTAP1\_98
- RADP\_DFE\_FXTAP1\_99

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP1 -to <to> -entity
<entity name> <value>
```



## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP10

A logic option that allows you to specify the coefficient setting for fix tap ten in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP10\_0
- RADP\_DFE\_FXTAP10\_1
- RADP\_DFE\_FXTAP10\_10
- RADP\_DFE\_FXTAP10\_11
- RADP\_DFE\_FXTAP10\_12
- RADP\_DFE\_FXTAP10\_13
- RADP\_DFE\_FXTAP10\_14
- RADP\_DFE\_FXTAP10\_15
- RADP\_DFE\_FXTAP10\_16
- RADP\_DFE\_FXTAP10\_17
- RADP\_DFE\_FXTAP10\_18
- RADP\_DFE\_FXTAP10\_19
- RADP\_DFE\_FXTAP10\_2
- RADP\_DFE\_FXTAP10\_20
- RADP\_DFE\_FXTAP10\_21
- RADP\_DFE\_FXTAP10\_22
- RADP\_DFE\_FXTAP10\_23
- RADP\_DFE\_FXTAP10\_24
- RADP\_DFE\_FXTAP10\_25
- RADP\_DFE\_FXTAP10\_26
- RADP\_DFE\_FXTAP10\_27
- RADP\_DFE\_FXTAP10\_28
- RADP\_DFE\_FXTAP10\_29
- RADP\_DFE\_FXTAP10\_3
- RADP\_DFE\_FXTAP10\_30
- RADP\_DFE\_FXTAP10\_31
- RADP\_DFE\_FXTAP10\_32
- RADP\_DFE\_FXTAP10\_33
- RADP\_DFE\_FXTAP10\_34
- RADP\_DFE\_FXTAP10\_35

- RADP\_DFE\_FXTAP10\_36
- RADP\_DFE\_FXTAP10\_37
- RADP\_DFE\_FXTAP10\_38
- RADP\_DFE\_FXTAP10\_39
- RADP\_DFE\_FXTAP10\_4
- RADP\_DFE\_FXTAP10\_40
- RADP\_DFE\_FXTAP10\_41
- RADP\_DFE\_FXTAP10\_42
- RADP\_DFE\_FXTAP10\_43
- RADP\_DFE\_FXTAP10\_44
- RADP\_DFE\_FXTAP10\_45
- RADP\_DFE\_FXTAP10\_46
- RADP\_DFE\_FXTAP10\_47
- RADP\_DFE\_FXTAP10\_48
- RADP\_DFE\_FXTAP10\_49
- RADP\_DFE\_FXTAP10\_5
- RADP\_DFE\_FXTAP10\_50
- RADP\_DFE\_FXTAP10\_51
- RADP\_DFE\_FXTAP10\_52
- RADP\_DFE\_FXTAP10\_53
- RADP\_DFE\_FXTAP10\_54
- RADP\_DFE\_FXTAP10\_55
- RADP\_DFE\_FXTAP10\_56
- RADP\_DFE\_FXTAP10\_57
- RADP\_DFE\_FXTAP10\_58
- RADP\_DFE\_FXTAP10\_59
- RADP\_DFE\_FXTAP10\_6
- RADP\_DFE\_FXTAP10\_60
- RADP\_DFE\_FXTAP10\_61
- RADP\_DFE\_FXTAP10\_62
- RADP\_DFE\_FXTAP10\_63
- RADP\_DFE\_FXTAP10\_7
- RADP\_DFE\_FXTAP10\_8
- RADP\_DFE\_FXTAP10\_9

### Device Support

- Arria 10

## Notes

## Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP10 -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP10\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP10\_SGN\_0
- RADP\_DFE\_FXTAP10\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP10_SGN -to <to> -entity
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP11

A logic option that allows you to specify the coefficient setting for fix tap eleven in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP11\_0
- RADP\_DFE\_FXTAP11\_1
- RADP\_DFE\_FXTAP11\_10
- RADP\_DFE\_FXTAP11\_11
- RADP\_DFE\_FXTAP11\_12
- RADP\_DFE\_FXTAP11\_13
- RADP\_DFE\_FXTAP11\_14
- RADP\_DFE\_FXTAP11\_15
- RADP\_DFE\_FXTAP11\_16
- RADP\_DFE\_FXTAP11\_17
- RADP\_DFE\_FXTAP11\_18
- RADP\_DFE\_FXTAP11\_19
- RADP\_DFE\_FXTAP11\_2
- RADP\_DFE\_FXTAP11\_20
- RADP\_DFE\_FXTAP11\_21
- RADP\_DFE\_FXTAP11\_22
- RADP\_DFE\_FXTAP11\_23
- RADP\_DFE\_FXTAP11\_24
- RADP\_DFE\_FXTAP11\_25
- RADP\_DFE\_FXTAP11\_26
- RADP\_DFE\_FXTAP11\_27
- RADP\_DFE\_FXTAP11\_28
- RADP\_DFE\_FXTAP11\_29
- RADP\_DFE\_FXTAP11\_3
- RADP\_DFE\_FXTAP11\_30
- RADP\_DFE\_FXTAP11\_31
- RADP\_DFE\_FXTAP11\_32
- RADP\_DFE\_FXTAP11\_33
- RADP\_DFE\_FXTAP11\_34
- RADP\_DFE\_FXTAP11\_35

- RADP\_DFE\_FXTAP11\_36
- RADP\_DFE\_FXTAP11\_37
- RADP\_DFE\_FXTAP11\_38
- RADP\_DFE\_FXTAP11\_39
- RADP\_DFE\_FXTAP11\_4
- RADP\_DFE\_FXTAP11\_40
- RADP\_DFE\_FXTAP11\_41
- RADP\_DFE\_FXTAP11\_42
- RADP\_DFE\_FXTAP11\_43
- RADP\_DFE\_FXTAP11\_44
- RADP\_DFE\_FXTAP11\_45
- RADP\_DFE\_FXTAP11\_46
- RADP\_DFE\_FXTAP11\_47
- RADP\_DFE\_FXTAP11\_48
- RADP\_DFE\_FXTAP11\_49
- RADP\_DFE\_FXTAP11\_5
- RADP\_DFE\_FXTAP11\_50
- RADP\_DFE\_FXTAP11\_51
- RADP\_DFE\_FXTAP11\_52
- RADP\_DFE\_FXTAP11\_53
- RADP\_DFE\_FXTAP11\_54
- RADP\_DFE\_FXTAP11\_55
- RADP\_DFE\_FXTAP11\_56
- RADP\_DFE\_FXTAP11\_57
- RADP\_DFE\_FXTAP11\_58
- RADP\_DFE\_FXTAP11\_59
- RADP\_DFE\_FXTAP11\_6
- RADP\_DFE\_FXTAP11\_60
- RADP\_DFE\_FXTAP11\_61
- RADP\_DFE\_FXTAP11\_62
- RADP\_DFE\_FXTAP11\_63
- RADP\_DFE\_FXTAP11\_7
- RADP\_DFE\_FXTAP11\_8
- RADP\_DFE\_FXTAP11\_9

### Device Support

- Arria 10

## Notes

## Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP11 -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP11\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP11\_SGN\_0
- RADP\_DFE\_FXTAP11\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP11_SGN -to <to> -entity
<entity name> <value>
```



## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP2

A logic option that allows you to specify the coefficient setting for fix tap two in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP2\_0
- RADP\_DFE\_FXTAP2\_1
- RADP\_DFE\_FXTAP2\_10
- RADP\_DFE\_FXTAP2\_100
- RADP\_DFE\_FXTAP2\_101
- RADP\_DFE\_FXTAP2\_102
- RADP\_DFE\_FXTAP2\_103
- RADP\_DFE\_FXTAP2\_104
- RADP\_DFE\_FXTAP2\_105
- RADP\_DFE\_FXTAP2\_106
- RADP\_DFE\_FXTAP2\_107
- RADP\_DFE\_FXTAP2\_108
- RADP\_DFE\_FXTAP2\_109
- RADP\_DFE\_FXTAP2\_11
- RADP\_DFE\_FXTAP2\_110
- RADP\_DFE\_FXTAP2\_111
- RADP\_DFE\_FXTAP2\_112
- RADP\_DFE\_FXTAP2\_113
- RADP\_DFE\_FXTAP2\_114
- RADP\_DFE\_FXTAP2\_115
- RADP\_DFE\_FXTAP2\_116
- RADP\_DFE\_FXTAP2\_117
- RADP\_DFE\_FXTAP2\_118
- RADP\_DFE\_FXTAP2\_119
- RADP\_DFE\_FXTAP2\_12
- RADP\_DFE\_FXTAP2\_120
- RADP\_DFE\_FXTAP2\_121
- RADP\_DFE\_FXTAP2\_122
- RADP\_DFE\_FXTAP2\_123
- RADP\_DFE\_FXTAP2\_124

- RADP\_DFE\_FXTAP2\_125
- RADP\_DFE\_FXTAP2\_126
- RADP\_DFE\_FXTAP2\_127
- RADP\_DFE\_FXTAP2\_13
- RADP\_DFE\_FXTAP2\_14
- RADP\_DFE\_FXTAP2\_15
- RADP\_DFE\_FXTAP2\_16
- RADP\_DFE\_FXTAP2\_17
- RADP\_DFE\_FXTAP2\_18
- RADP\_DFE\_FXTAP2\_19
- RADP\_DFE\_FXTAP2\_2
- RADP\_DFE\_FXTAP2\_20
- RADP\_DFE\_FXTAP2\_21
- RADP\_DFE\_FXTAP2\_22
- RADP\_DFE\_FXTAP2\_23
- RADP\_DFE\_FXTAP2\_24
- RADP\_DFE\_FXTAP2\_25
- RADP\_DFE\_FXTAP2\_26
- RADP\_DFE\_FXTAP2\_27
- RADP\_DFE\_FXTAP2\_28
- RADP\_DFE\_FXTAP2\_29
- RADP\_DFE\_FXTAP2\_3
- RADP\_DFE\_FXTAP2\_30
- RADP\_DFE\_FXTAP2\_31
- RADP\_DFE\_FXTAP2\_32
- RADP\_DFE\_FXTAP2\_33
- RADP\_DFE\_FXTAP2\_34
- RADP\_DFE\_FXTAP2\_35
- RADP\_DFE\_FXTAP2\_36
- RADP\_DFE\_FXTAP2\_37
- RADP\_DFE\_FXTAP2\_38
- RADP\_DFE\_FXTAP2\_39
- RADP\_DFE\_FXTAP2\_4
- RADP\_DFE\_FXTAP2\_40
- RADP\_DFE\_FXTAP2\_41
- RADP\_DFE\_FXTAP2\_42
- RADP\_DFE\_FXTAP2\_43
- RADP\_DFE\_FXTAP2\_44

- RADP\_DFE\_FXTAP2\_45
- RADP\_DFE\_FXTAP2\_46
- RADP\_DFE\_FXTAP2\_47
- RADP\_DFE\_FXTAP2\_48
- RADP\_DFE\_FXTAP2\_49
- RADP\_DFE\_FXTAP2\_5
- RADP\_DFE\_FXTAP2\_50
- RADP\_DFE\_FXTAP2\_51
- RADP\_DFE\_FXTAP2\_52
- RADP\_DFE\_FXTAP2\_53
- RADP\_DFE\_FXTAP2\_54
- RADP\_DFE\_FXTAP2\_55
- RADP\_DFE\_FXTAP2\_56
- RADP\_DFE\_FXTAP2\_57
- RADP\_DFE\_FXTAP2\_58
- RADP\_DFE\_FXTAP2\_59
- RADP\_DFE\_FXTAP2\_6
- RADP\_DFE\_FXTAP2\_60
- RADP\_DFE\_FXTAP2\_61
- RADP\_DFE\_FXTAP2\_62
- RADP\_DFE\_FXTAP2\_63
- RADP\_DFE\_FXTAP2\_64
- RADP\_DFE\_FXTAP2\_65
- RADP\_DFE\_FXTAP2\_66
- RADP\_DFE\_FXTAP2\_67
- RADP\_DFE\_FXTAP2\_68
- RADP\_DFE\_FXTAP2\_69
- RADP\_DFE\_FXTAP2\_7
- RADP\_DFE\_FXTAP2\_70
- RADP\_DFE\_FXTAP2\_71
- RADP\_DFE\_FXTAP2\_72
- RADP\_DFE\_FXTAP2\_73
- RADP\_DFE\_FXTAP2\_74
- RADP\_DFE\_FXTAP2\_75
- RADP\_DFE\_FXTAP2\_76
- RADP\_DFE\_FXTAP2\_77
- RADP\_DFE\_FXTAP2\_78
- RADP\_DFE\_FXTAP2\_79

- RADP\_DFE\_FXTAP2\_8
- RADP\_DFE\_FXTAP2\_80
- RADP\_DFE\_FXTAP2\_81
- RADP\_DFE\_FXTAP2\_82
- RADP\_DFE\_FXTAP2\_83
- RADP\_DFE\_FXTAP2\_84
- RADP\_DFE\_FXTAP2\_85
- RADP\_DFE\_FXTAP2\_86
- RADP\_DFE\_FXTAP2\_87
- RADP\_DFE\_FXTAP2\_88
- RADP\_DFE\_FXTAP2\_89
- RADP\_DFE\_FXTAP2\_9
- RADP\_DFE\_FXTAP2\_90
- RADP\_DFE\_FXTAP2\_91
- RADP\_DFE\_FXTAP2\_92
- RADP\_DFE\_FXTAP2\_93
- RADP\_DFE\_FXTAP2\_94
- RADP\_DFE\_FXTAP2\_95
- RADP\_DFE\_FXTAP2\_96
- RADP\_DFE\_FXTAP2\_97
- RADP\_DFE\_FXTAP2\_98
- RADP\_DFE\_FXTAP2\_99

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP2 -to <to> -entity
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP2\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP2\_SGN\_0
- RADP\_DFE\_FXTAP2\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP2_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP3

A logic option that allows you to specify the coefficient setting for fix tap three in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP3\_0
- RADP\_DFE\_FXTAP3\_1
- RADP\_DFE\_FXTAP3\_10
- RADP\_DFE\_FXTAP3\_100
- RADP\_DFE\_FXTAP3\_101
- RADP\_DFE\_FXTAP3\_102
- RADP\_DFE\_FXTAP3\_103
- RADP\_DFE\_FXTAP3\_104
- RADP\_DFE\_FXTAP3\_105
- RADP\_DFE\_FXTAP3\_106
- RADP\_DFE\_FXTAP3\_107
- RADP\_DFE\_FXTAP3\_108
- RADP\_DFE\_FXTAP3\_109
- RADP\_DFE\_FXTAP3\_11
- RADP\_DFE\_FXTAP3\_110
- RADP\_DFE\_FXTAP3\_111
- RADP\_DFE\_FXTAP3\_112
- RADP\_DFE\_FXTAP3\_113
- RADP\_DFE\_FXTAP3\_114
- RADP\_DFE\_FXTAP3\_115
- RADP\_DFE\_FXTAP3\_116
- RADP\_DFE\_FXTAP3\_117
- RADP\_DFE\_FXTAP3\_118
- RADP\_DFE\_FXTAP3\_119
- RADP\_DFE\_FXTAP3\_12
- RADP\_DFE\_FXTAP3\_120
- RADP\_DFE\_FXTAP3\_121
- RADP\_DFE\_FXTAP3\_122
- RADP\_DFE\_FXTAP3\_123
- RADP\_DFE\_FXTAP3\_124

- RADP\_DFE\_FXTAP3\_125
- RADP\_DFE\_FXTAP3\_126
- RADP\_DFE\_FXTAP3\_127
- RADP\_DFE\_FXTAP3\_13
- RADP\_DFE\_FXTAP3\_14
- RADP\_DFE\_FXTAP3\_15
- RADP\_DFE\_FXTAP3\_16
- RADP\_DFE\_FXTAP3\_17
- RADP\_DFE\_FXTAP3\_18
- RADP\_DFE\_FXTAP3\_19
- RADP\_DFE\_FXTAP3\_2
- RADP\_DFE\_FXTAP3\_20
- RADP\_DFE\_FXTAP3\_21
- RADP\_DFE\_FXTAP3\_22
- RADP\_DFE\_FXTAP3\_23
- RADP\_DFE\_FXTAP3\_24
- RADP\_DFE\_FXTAP3\_25
- RADP\_DFE\_FXTAP3\_26
- RADP\_DFE\_FXTAP3\_27
- RADP\_DFE\_FXTAP3\_28
- RADP\_DFE\_FXTAP3\_29
- RADP\_DFE\_FXTAP3\_3
- RADP\_DFE\_FXTAP3\_30
- RADP\_DFE\_FXTAP3\_31
- RADP\_DFE\_FXTAP3\_32
- RADP\_DFE\_FXTAP3\_33
- RADP\_DFE\_FXTAP3\_34
- RADP\_DFE\_FXTAP3\_35
- RADP\_DFE\_FXTAP3\_36
- RADP\_DFE\_FXTAP3\_37
- RADP\_DFE\_FXTAP3\_38
- RADP\_DFE\_FXTAP3\_39
- RADP\_DFE\_FXTAP3\_4
- RADP\_DFE\_FXTAP3\_40
- RADP\_DFE\_FXTAP3\_41
- RADP\_DFE\_FXTAP3\_42
- RADP\_DFE\_FXTAP3\_43
- RADP\_DFE\_FXTAP3\_44

- RADP\_DFE\_FXTAP3\_45
- RADP\_DFE\_FXTAP3\_46
- RADP\_DFE\_FXTAP3\_47
- RADP\_DFE\_FXTAP3\_48
- RADP\_DFE\_FXTAP3\_49
- RADP\_DFE\_FXTAP3\_5
- RADP\_DFE\_FXTAP3\_50
- RADP\_DFE\_FXTAP3\_51
- RADP\_DFE\_FXTAP3\_52
- RADP\_DFE\_FXTAP3\_53
- RADP\_DFE\_FXTAP3\_54
- RADP\_DFE\_FXTAP3\_55
- RADP\_DFE\_FXTAP3\_56
- RADP\_DFE\_FXTAP3\_57
- RADP\_DFE\_FXTAP3\_58
- RADP\_DFE\_FXTAP3\_59
- RADP\_DFE\_FXTAP3\_6
- RADP\_DFE\_FXTAP3\_60
- RADP\_DFE\_FXTAP3\_61
- RADP\_DFE\_FXTAP3\_62
- RADP\_DFE\_FXTAP3\_63
- RADP\_DFE\_FXTAP3\_64
- RADP\_DFE\_FXTAP3\_65
- RADP\_DFE\_FXTAP3\_66
- RADP\_DFE\_FXTAP3\_67
- RADP\_DFE\_FXTAP3\_68
- RADP\_DFE\_FXTAP3\_69
- RADP\_DFE\_FXTAP3\_7
- RADP\_DFE\_FXTAP3\_70
- RADP\_DFE\_FXTAP3\_71
- RADP\_DFE\_FXTAP3\_72
- RADP\_DFE\_FXTAP3\_73
- RADP\_DFE\_FXTAP3\_74
- RADP\_DFE\_FXTAP3\_75
- RADP\_DFE\_FXTAP3\_76
- RADP\_DFE\_FXTAP3\_77
- RADP\_DFE\_FXTAP3\_78
- RADP\_DFE\_FXTAP3\_79



- RADP\_DFE\_FXTAP3\_8
- RADP\_DFE\_FXTAP3\_80
- RADP\_DFE\_FXTAP3\_81
- RADP\_DFE\_FXTAP3\_82
- RADP\_DFE\_FXTAP3\_83
- RADP\_DFE\_FXTAP3\_84
- RADP\_DFE\_FXTAP3\_85
- RADP\_DFE\_FXTAP3\_86
- RADP\_DFE\_FXTAP3\_87
- RADP\_DFE\_FXTAP3\_88
- RADP\_DFE\_FXTAP3\_89
- RADP\_DFE\_FXTAP3\_9
- RADP\_DFE\_FXTAP3\_90
- RADP\_DFE\_FXTAP3\_91
- RADP\_DFE\_FXTAP3\_92
- RADP\_DFE\_FXTAP3\_93
- RADP\_DFE\_FXTAP3\_94
- RADP\_DFE\_FXTAP3\_95
- RADP\_DFE\_FXTAP3\_96
- RADP\_DFE\_FXTAP3\_97
- RADP\_DFE\_FXTAP3\_98
- RADP\_DFE\_FXTAP3\_99

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP3 -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP3\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP3\_SGN\_0
- RADP\_DFE\_FXTAP3\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP3_SGN -to <to> -entity
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP4

A logic option that allows you to specify the coefficient setting for floating tap four in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP4\_0
- RADP\_DFE\_FXTAP4\_1
- RADP\_DFE\_FXTAP4\_10
- RADP\_DFE\_FXTAP4\_11
- RADP\_DFE\_FXTAP4\_12
- RADP\_DFE\_FXTAP4\_13
- RADP\_DFE\_FXTAP4\_14
- RADP\_DFE\_FXTAP4\_15
- RADP\_DFE\_FXTAP4\_16
- RADP\_DFE\_FXTAP4\_17
- RADP\_DFE\_FXTAP4\_18
- RADP\_DFE\_FXTAP4\_19
- RADP\_DFE\_FXTAP4\_2
- RADP\_DFE\_FXTAP4\_20
- RADP\_DFE\_FXTAP4\_21
- RADP\_DFE\_FXTAP4\_22
- RADP\_DFE\_FXTAP4\_23
- RADP\_DFE\_FXTAP4\_24
- RADP\_DFE\_FXTAP4\_25
- RADP\_DFE\_FXTAP4\_26
- RADP\_DFE\_FXTAP4\_27
- RADP\_DFE\_FXTAP4\_28
- RADP\_DFE\_FXTAP4\_29
- RADP\_DFE\_FXTAP4\_3
- RADP\_DFE\_FXTAP4\_30
- RADP\_DFE\_FXTAP4\_31
- RADP\_DFE\_FXTAP4\_32
- RADP\_DFE\_FXTAP4\_33
- RADP\_DFE\_FXTAP4\_34
- RADP\_DFE\_FXTAP4\_35

- RADP\_DFE\_FXTAP4\_36
- RADP\_DFE\_FXTAP4\_37
- RADP\_DFE\_FXTAP4\_38
- RADP\_DFE\_FXTAP4\_39
- RADP\_DFE\_FXTAP4\_4
- RADP\_DFE\_FXTAP4\_40
- RADP\_DFE\_FXTAP4\_41
- RADP\_DFE\_FXTAP4\_42
- RADP\_DFE\_FXTAP4\_43
- RADP\_DFE\_FXTAP4\_44
- RADP\_DFE\_FXTAP4\_45
- RADP\_DFE\_FXTAP4\_46
- RADP\_DFE\_FXTAP4\_47
- RADP\_DFE\_FXTAP4\_48
- RADP\_DFE\_FXTAP4\_49
- RADP\_DFE\_FXTAP4\_5
- RADP\_DFE\_FXTAP4\_50
- RADP\_DFE\_FXTAP4\_51
- RADP\_DFE\_FXTAP4\_52
- RADP\_DFE\_FXTAP4\_53
- RADP\_DFE\_FXTAP4\_54
- RADP\_DFE\_FXTAP4\_55
- RADP\_DFE\_FXTAP4\_56
- RADP\_DFE\_FXTAP4\_57
- RADP\_DFE\_FXTAP4\_58
- RADP\_DFE\_FXTAP4\_59
- RADP\_DFE\_FXTAP4\_6
- RADP\_DFE\_FXTAP4\_60
- RADP\_DFE\_FXTAP4\_61
- RADP\_DFE\_FXTAP4\_62
- RADP\_DFE\_FXTAP4\_63
- RADP\_DFE\_FXTAP4\_7
- RADP\_DFE\_FXTAP4\_8
- RADP\_DFE\_FXTAP4\_9

### Device Support

- Arria 10

## Notes

## Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP4 -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP4\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP4\_SGN\_0
- RADP\_DFE\_FXTAP4\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP4_SGN -to <to> -entity
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP5

A logic option that allows you to specify the coefficient setting for fix tap five in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP5\_0
- RADP\_DFE\_FXTAP5\_1
- RADP\_DFE\_FXTAP5\_10
- RADP\_DFE\_FXTAP5\_11
- RADP\_DFE\_FXTAP5\_12
- RADP\_DFE\_FXTAP5\_13
- RADP\_DFE\_FXTAP5\_14
- RADP\_DFE\_FXTAP5\_15
- RADP\_DFE\_FXTAP5\_16
- RADP\_DFE\_FXTAP5\_17
- RADP\_DFE\_FXTAP5\_18
- RADP\_DFE\_FXTAP5\_19
- RADP\_DFE\_FXTAP5\_2
- RADP\_DFE\_FXTAP5\_20
- RADP\_DFE\_FXTAP5\_21
- RADP\_DFE\_FXTAP5\_22
- RADP\_DFE\_FXTAP5\_23
- RADP\_DFE\_FXTAP5\_24
- RADP\_DFE\_FXTAP5\_25
- RADP\_DFE\_FXTAP5\_26
- RADP\_DFE\_FXTAP5\_27
- RADP\_DFE\_FXTAP5\_28
- RADP\_DFE\_FXTAP5\_29
- RADP\_DFE\_FXTAP5\_3
- RADP\_DFE\_FXTAP5\_30
- RADP\_DFE\_FXTAP5\_31
- RADP\_DFE\_FXTAP5\_32
- RADP\_DFE\_FXTAP5\_33
- RADP\_DFE\_FXTAP5\_34
- RADP\_DFE\_FXTAP5\_35

- RADP\_DFE\_FXTAP5\_36
- RADP\_DFE\_FXTAP5\_37
- RADP\_DFE\_FXTAP5\_38
- RADP\_DFE\_FXTAP5\_39
- RADP\_DFE\_FXTAP5\_4
- RADP\_DFE\_FXTAP5\_40
- RADP\_DFE\_FXTAP5\_41
- RADP\_DFE\_FXTAP5\_42
- RADP\_DFE\_FXTAP5\_43
- RADP\_DFE\_FXTAP5\_44
- RADP\_DFE\_FXTAP5\_45
- RADP\_DFE\_FXTAP5\_46
- RADP\_DFE\_FXTAP5\_47
- RADP\_DFE\_FXTAP5\_48
- RADP\_DFE\_FXTAP5\_49
- RADP\_DFE\_FXTAP5\_5
- RADP\_DFE\_FXTAP5\_50
- RADP\_DFE\_FXTAP5\_51
- RADP\_DFE\_FXTAP5\_52
- RADP\_DFE\_FXTAP5\_53
- RADP\_DFE\_FXTAP5\_54
- RADP\_DFE\_FXTAP5\_55
- RADP\_DFE\_FXTAP5\_56
- RADP\_DFE\_FXTAP5\_57
- RADP\_DFE\_FXTAP5\_58
- RADP\_DFE\_FXTAP5\_59
- RADP\_DFE\_FXTAP5\_6
- RADP\_DFE\_FXTAP5\_60
- RADP\_DFE\_FXTAP5\_61
- RADP\_DFE\_FXTAP5\_62
- RADP\_DFE\_FXTAP5\_63
- RADP\_DFE\_FXTAP5\_7
- RADP\_DFE\_FXTAP5\_8
- RADP\_DFE\_FXTAP5\_9

### Device Support

- Arria 10



## Notes

## Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP5 -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP5\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP5\_SGN\_0
- RADP\_DFE\_FXTAP5\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP5_SGN -to <to> -entity
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP6

A logic option that allows you to specify the coefficient setting for fix tap six in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP6\_0
- RADP\_DFE\_FXTAP6\_1
- RADP\_DFE\_FXTAP6\_10
- RADP\_DFE\_FXTAP6\_11
- RADP\_DFE\_FXTAP6\_12
- RADP\_DFE\_FXTAP6\_13
- RADP\_DFE\_FXTAP6\_14
- RADP\_DFE\_FXTAP6\_15
- RADP\_DFE\_FXTAP6\_16
- RADP\_DFE\_FXTAP6\_17
- RADP\_DFE\_FXTAP6\_18
- RADP\_DFE\_FXTAP6\_19
- RADP\_DFE\_FXTAP6\_2
- RADP\_DFE\_FXTAP6\_20
- RADP\_DFE\_FXTAP6\_21
- RADP\_DFE\_FXTAP6\_22
- RADP\_DFE\_FXTAP6\_23
- RADP\_DFE\_FXTAP6\_24
- RADP\_DFE\_FXTAP6\_25
- RADP\_DFE\_FXTAP6\_26
- RADP\_DFE\_FXTAP6\_27
- RADP\_DFE\_FXTAP6\_28
- RADP\_DFE\_FXTAP6\_29
- RADP\_DFE\_FXTAP6\_3
- RADP\_DFE\_FXTAP6\_30
- RADP\_DFE\_FXTAP6\_31
- RADP\_DFE\_FXTAP6\_4
- RADP\_DFE\_FXTAP6\_5
- RADP\_DFE\_FXTAP6\_6

- RADP\_DFE\_FXTAP6\_7
- RADP\_DFE\_FXTAP6\_8
- RADP\_DFE\_FXTAP6\_9

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP6 -to <to> -entity
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP6\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP6\_SGN\_0
- RADP\_DFE\_FXTAP6\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP6_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP7

A logic option that allows you to specify the coefficient setting for fix tap seven in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP7\_0
- RADP\_DFE\_FXTAP7\_1
- RADP\_DFE\_FXTAP7\_10
- RADP\_DFE\_FXTAP7\_11
- RADP\_DFE\_FXTAP7\_12
- RADP\_DFE\_FXTAP7\_13
- RADP\_DFE\_FXTAP7\_14
- RADP\_DFE\_FXTAP7\_15
- RADP\_DFE\_FXTAP7\_16
- RADP\_DFE\_FXTAP7\_17
- RADP\_DFE\_FXTAP7\_18
- RADP\_DFE\_FXTAP7\_19
- RADP\_DFE\_FXTAP7\_2
- RADP\_DFE\_FXTAP7\_20
- RADP\_DFE\_FXTAP7\_21
- RADP\_DFE\_FXTAP7\_22
- RADP\_DFE\_FXTAP7\_23
- RADP\_DFE\_FXTAP7\_24
- RADP\_DFE\_FXTAP7\_25
- RADP\_DFE\_FXTAP7\_26
- RADP\_DFE\_FXTAP7\_27
- RADP\_DFE\_FXTAP7\_28
- RADP\_DFE\_FXTAP7\_29
- RADP\_DFE\_FXTAP7\_3
- RADP\_DFE\_FXTAP7\_30
- RADP\_DFE\_FXTAP7\_31
- RADP\_DFE\_FXTAP7\_4
- RADP\_DFE\_FXTAP7\_5
- RADP\_DFE\_FXTAP7\_6

- RADP\_DFE\_FXTAP7\_7
- RADP\_DFE\_FXTAP7\_8
- RADP\_DFE\_FXTAP7\_9

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP7 -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP7\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP7\_SGN\_0
- RADP\_DFE\_FXTAP7\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP7_SGN -to <to> -entity
<entity name> <value>
```



## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP8

A logic option that allows you to specify the coefficient setting for fix tap eight in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP8\_0
- RADP\_DFE\_FXTAP8\_1
- RADP\_DFE\_FXTAP8\_10
- RADP\_DFE\_FXTAP8\_11
- RADP\_DFE\_FXTAP8\_12
- RADP\_DFE\_FXTAP8\_13
- RADP\_DFE\_FXTAP8\_14
- RADP\_DFE\_FXTAP8\_15
- RADP\_DFE\_FXTAP8\_16
- RADP\_DFE\_FXTAP8\_17
- RADP\_DFE\_FXTAP8\_18
- RADP\_DFE\_FXTAP8\_19
- RADP\_DFE\_FXTAP8\_2
- RADP\_DFE\_FXTAP8\_20
- RADP\_DFE\_FXTAP8\_21
- RADP\_DFE\_FXTAP8\_22
- RADP\_DFE\_FXTAP8\_23
- RADP\_DFE\_FXTAP8\_24
- RADP\_DFE\_FXTAP8\_25
- RADP\_DFE\_FXTAP8\_26
- RADP\_DFE\_FXTAP8\_27
- RADP\_DFE\_FXTAP8\_28
- RADP\_DFE\_FXTAP8\_29
- RADP\_DFE\_FXTAP8\_3
- RADP\_DFE\_FXTAP8\_30
- RADP\_DFE\_FXTAP8\_31
- RADP\_DFE\_FXTAP8\_32
- RADP\_DFE\_FXTAP8\_33
- RADP\_DFE\_FXTAP8\_34
- RADP\_DFE\_FXTAP8\_35

- RADP\_DFE\_FXTAP8\_36
- RADP\_DFE\_FXTAP8\_37
- RADP\_DFE\_FXTAP8\_38
- RADP\_DFE\_FXTAP8\_39
- RADP\_DFE\_FXTAP8\_4
- RADP\_DFE\_FXTAP8\_40
- RADP\_DFE\_FXTAP8\_41
- RADP\_DFE\_FXTAP8\_42
- RADP\_DFE\_FXTAP8\_43
- RADP\_DFE\_FXTAP8\_44
- RADP\_DFE\_FXTAP8\_45
- RADP\_DFE\_FXTAP8\_46
- RADP\_DFE\_FXTAP8\_47
- RADP\_DFE\_FXTAP8\_48
- RADP\_DFE\_FXTAP8\_49
- RADP\_DFE\_FXTAP8\_5
- RADP\_DFE\_FXTAP8\_50
- RADP\_DFE\_FXTAP8\_51
- RADP\_DFE\_FXTAP8\_52
- RADP\_DFE\_FXTAP8\_53
- RADP\_DFE\_FXTAP8\_54
- RADP\_DFE\_FXTAP8\_55
- RADP\_DFE\_FXTAP8\_56
- RADP\_DFE\_FXTAP8\_57
- RADP\_DFE\_FXTAP8\_58
- RADP\_DFE\_FXTAP8\_59
- RADP\_DFE\_FXTAP8\_6
- RADP\_DFE\_FXTAP8\_60
- RADP\_DFE\_FXTAP8\_61
- RADP\_DFE\_FXTAP8\_62
- RADP\_DFE\_FXTAP8\_63
- RADP\_DFE\_FXTAP8\_7
- RADP\_DFE\_FXTAP8\_8
- RADP\_DFE\_FXTAP8\_9

### Device Support

- Arria 10

## Notes

## Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP8 -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP8\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP8\_SGN\_0
- RADP\_DFE\_FXTAP8\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP8_SGN -to <to> -entity
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP9

A logic option that allows you to specify the coefficient setting for fix tap nine in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP9\_0
- RADP\_DFE\_FXTAP9\_1
- RADP\_DFE\_FXTAP9\_10
- RADP\_DFE\_FXTAP9\_11
- RADP\_DFE\_FXTAP9\_12
- RADP\_DFE\_FXTAP9\_13
- RADP\_DFE\_FXTAP9\_14
- RADP\_DFE\_FXTAP9\_15
- RADP\_DFE\_FXTAP9\_16
- RADP\_DFE\_FXTAP9\_17
- RADP\_DFE\_FXTAP9\_18
- RADP\_DFE\_FXTAP9\_19
- RADP\_DFE\_FXTAP9\_2
- RADP\_DFE\_FXTAP9\_20
- RADP\_DFE\_FXTAP9\_21
- RADP\_DFE\_FXTAP9\_22
- RADP\_DFE\_FXTAP9\_23
- RADP\_DFE\_FXTAP9\_24
- RADP\_DFE\_FXTAP9\_25
- RADP\_DFE\_FXTAP9\_26
- RADP\_DFE\_FXTAP9\_27
- RADP\_DFE\_FXTAP9\_28
- RADP\_DFE\_FXTAP9\_29
- RADP\_DFE\_FXTAP9\_3
- RADP\_DFE\_FXTAP9\_30
- RADP\_DFE\_FXTAP9\_31
- RADP\_DFE\_FXTAP9\_32
- RADP\_DFE\_FXTAP9\_33
- RADP\_DFE\_FXTAP9\_34
- RADP\_DFE\_FXTAP9\_35

- RADP\_DFE\_FXTAP9\_36
- RADP\_DFE\_FXTAP9\_37
- RADP\_DFE\_FXTAP9\_38
- RADP\_DFE\_FXTAP9\_39
- RADP\_DFE\_FXTAP9\_4
- RADP\_DFE\_FXTAP9\_40
- RADP\_DFE\_FXTAP9\_41
- RADP\_DFE\_FXTAP9\_42
- RADP\_DFE\_FXTAP9\_43
- RADP\_DFE\_FXTAP9\_44
- RADP\_DFE\_FXTAP9\_45
- RADP\_DFE\_FXTAP9\_46
- RADP\_DFE\_FXTAP9\_47
- RADP\_DFE\_FXTAP9\_48
- RADP\_DFE\_FXTAP9\_49
- RADP\_DFE\_FXTAP9\_5
- RADP\_DFE\_FXTAP9\_50
- RADP\_DFE\_FXTAP9\_51
- RADP\_DFE\_FXTAP9\_52
- RADP\_DFE\_FXTAP9\_53
- RADP\_DFE\_FXTAP9\_54
- RADP\_DFE\_FXTAP9\_55
- RADP\_DFE\_FXTAP9\_56
- RADP\_DFE\_FXTAP9\_57
- RADP\_DFE\_FXTAP9\_58
- RADP\_DFE\_FXTAP9\_59
- RADP\_DFE\_FXTAP9\_6
- RADP\_DFE\_FXTAP9\_60
- RADP\_DFE\_FXTAP9\_61
- RADP\_DFE\_FXTAP9\_62
- RADP\_DFE\_FXTAP9\_63
- RADP\_DFE\_FXTAP9\_7
- RADP\_DFE\_FXTAP9\_8
- RADP\_DFE\_FXTAP9\_9

### Device Support

- Arria 10

## Notes

## Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP9 -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_ADP\_DFE\_FXTAP9\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP9\_SGN\_0
- RADP\_DFE\_FXTAP9\_SGN\_1

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_DFE_FXTAP9_SGN -to <to> -entity
<entity name> <value>
```



## XCVR\_A10\_RX\_ADP\_VGA\_SEL

A logic option that allows you to controls the amount of output voltage swing on the variable gain amplifier. The amount of voltage swing is propotional to the setting where '0' gives the lowest swing and '7' gives the largest swing. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_VGA\_SEL\_0
- RADP\_VGA\_SEL\_1
- RADP\_VGA\_SEL\_2
- RADP\_VGA\_SEL\_3
- RADP\_VGA\_SEL\_4
- RADP\_VGA\_SEL\_5
- RADP\_VGA\_SEL\_6
- RADP\_VGA\_SEL\_7

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ADP_VGA_SEL -to <to> -entity <entity name> <value>
```

## XCVR\_A10\_RX\_EQ\_BW\_SEL

### Type

Enumeration

### Values

- EQ\_BW\_1
- EQ\_BW\_2
- EQ\_BW\_3
- EQ\_BW\_4

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_EQ_BW_SEL -to <to> -entity <entity name> <value>
```

## XCVR\_A10\_RX\_EQ\_DC\_GAIN\_TRIM

A logic option that allows you to control the amount of DC gain on equalizer in high gain mode. The amount of DC gain is proportional to the setting where '0' gives the lowest DC gain and '28' gives the largest DC gain.

### Type

Enumeration

### Values

- NO\_DC\_GAIN
- STG1\_GAIN7
- STG2\_GAIN7
- STG3\_GAIN7
- STG4\_GAIN7

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_EQ_DC_GAIN_TRIM -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_LINK

A logic option that allows you to specify the type of communication for the receiver link. Quartus Prime will use this option to determine the legal data rate and power mode for the link.

### Type

Enumeration

### Values

- LR
- SR

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_LINK -to <to> -entity <entity name>
<value>
```

## XCVR\_A10\_RX\_ONE\_STAGE\_ENABLE

### Type

Enumeration

### Values

- NON\_S1\_MODE
- S1\_MODE

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_ONE_STAGE_ENABLE -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_RX\_TERM\_SEL

A logic option that allows you to specify the termination value of a transceiver Rx pin.

### Type

Enumeration

### Values

- R\_EXT0
- R\_R1
- R\_R2

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_RX_TERM_SEL -to <to> -entity <entity
name> <value>
```

## XCVR\_A10\_TX\_COMPENSATION\_EN

A logic option that allows you to turn on the compensation for transmitter data rate above 9 Gbps. Turning on this option draws more power on the transmitter buffer.

### Type

Enumeration

### Values

- DISABLE
- ENABLE

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_COMPENSATION_EN -to <to> -entity  
<entity name> <value>
```



## XCVR\_A10\_TX\_LINK

A logic option that allows you to specify the type of communication for the transmitter link. Quartus Prime will use this option to determine the legal data rate and power mode for the link.

### Type

Enumeration

### Values

- LR
- SR

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_LINK -to <to> -entity <entity name>
<value>
```



## XCVR\_A10\_TX\_PRE\_EMP\_SIGN\_1ST\_POST\_TAP

A logic option that allows you to specify the output polarity of the transmitter pre-emphasis first post-tap.

### Type

Enumeration

### Values

- FIR\_POST\_1T\_NEG
- FIR\_POST\_1T\_POS

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_1ST_POST_TAP -to <to> -  
entity <entity name> <value>
```

## XCVR\_A10\_TX\_PRE\_EMP\_SIGN\_2ND\_POST\_TAP

A logic option that allows you to specify the output polarity of the transmitter pre-emphasis second post-tap.

### Type

Enumeration

### Values

- FIR\_POST\_2T\_NEG
- FIR\_POST\_2T\_POS

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_2ND_POST_TAP -to <to> -
entity <entity name> <value>
```

## XCVR\_A10\_TX\_PRE\_EMP\_SIGN\_PRE\_TAP\_1T

A logic option that allows you to specify the output polarity of the transmitter pre-emphasis first pre-tap.

### Type

Enumeration

### Values

- FIR\_PRE\_1T\_NEG
- FIR\_PRE\_1T\_POS

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_1T -to <to> -  
entity <entity name> <value>
```

## XCVR\_A10\_TX\_PRE\_EMP\_SIGN\_PRE\_TAP\_2T

A logic option that allows you to specify the output polarity of the transmitter pre-emphasis second pre-tap.

### Type

Enumeration

### Values

- FIR\_PRE\_2T\_NEG
- FIR\_PRE\_2T\_POS

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SIGN_PRE_TAP_2T -to <to> -
entity <entity name> <value>
```

## XCVR\_A10\_TX\_PRE\_EMP\_SWITCHING\_CTRL\_1ST\_POST\_TAP

A logic option that allows you to control the magnitude of transmitter pre-emphasis first post-tap. Legal values are: 0 to 25.

### Type

Integer

### Device Support

- Arria 10

### INTEGER\_RANGE

0, 25

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP -  
to <to> -entity <entity name> <value>
```

## XCVR\_A10\_TX\_PRE\_EMP\_SWITCHING\_CTRL\_2ND\_POST\_TAP

A logic option that allows you to control the magnitude of transmitter pre-emphasis second post-tap. Legal values are: 0 to 12.

### Type

Integer

### Device Support

- Arria 10

### INTEGER\_RANGE

0, 12

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP -
to <to> -entity <entity name> <value>
```

## XCVR\_A10\_TX\_PRE\_EMP\_SWITCHING\_CTRL\_PRE\_TAP\_1T

A logic option that allows you to control the magnitude of transmitter pre-emphasis first pre-tap. Legal values are: 0 to 16.

### Type

Integer

### Device Support

- Arria 10

### INTEGER\_RANGE

0, 16

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T -to  
<to> -entity <entity name> <value>
```

## XCVR\_A10\_TX\_PRE\_EMP\_SWITCHING\_CTRL\_PRE\_TAP\_2T

A logic option that allows you to control the magnitude of transmitter pre-emphasis second pre-tap. Legal values are: 0 to 7.

### Type

Integer

### Device Support

- Arria 10

### INTEGER\_RANGE

0, 7

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T -to
<to> -entity <entity name> <value>
```



## XCVR\_A10\_TX\_SLEW\_RATE\_CTRL

### Type

Enumeration

### Values

- SLEW\_R0
- SLEW\_R1
- SLEW\_R2
- SLEW\_R3
- SLEW\_R4
- SLEW\_R5
- SLEW\_R6
- SLEW\_R7

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_SLEW_RATE_CTRL -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_TX\_TERM\_SEL

A logic option that allows you to specify the termination value of a transceiver Tx pin.

### Type

Enumeration

### Values

- R\_R1
- R\_R2

### Device Support

- Arria 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_TERM_SEL -to <to> -entity <entity
name> <value>
```

## XCVR\_A10\_TX\_VOD\_OUTPUT\_SWING\_CTRL

A logic option that allows you to control the transmitter output swing level. Legal values are: 0 to 31.

### Type

Integer

### Device Support

- Arria 10

### INTEGER\_RANGE

0, 31

### Notes

### Syntax

```
set_instance_assignment -name XCVR_A10_TX_VOD_OUTPUT_SWING_CTRL -to <to> -entity  
<entity name> <value>
```

## XCVR\_A10\_TX\_XTX\_PATH\_ANALOG\_MODE

### Type

Enumeration

### Values

- CEI\_11100\_LR
- CEI\_11100\_SR
- CEI\_4976\_LR
- CEI\_4976\_SR
- CEI\_6375\_LR
- CEI\_6375\_SR
- CEI\_9950\_LR
- CEI\_9950\_SR
- CPRI\_12500
- CPRI\_E12LVII
- CPRI\_E12LVIII
- CPRI\_E24LVII
- CPRI\_E24LVIII
- CPRI\_E30LVII
- CPRI\_E30LVIII
- CPRI\_E48LVII
- CPRI\_E48LVIII
- CPRI\_E60LVII
- CPRI\_E60LVIII
- CPRI\_E6LVII
- CPRI\_E6LVIII
- CPRI\_E96LVIII
- CPRI\_E99LVIII
- HIGIG\_4062
- HIGIG\_5000
- HIGIG\_6250
- HIGIG\_6562
- IEEE\_10G\_BASE\_CR\_10312
- IEEE\_10G\_KR\_10312
- IEEE\_40G\_BASE\_KR\_10312
- INTERLAKEN\_11100
- INTERLAKEN\_12500

- INTERLAKEN\_6375
- JESD204\_A\_B\_12500
- JESD204\_A\_B\_6375
- QSGMII\_5000
- SERIAL\_LITE\_III\_16400
- SERIAL\_LITE\_III\_17400
- SFI\_S\_6250
- SRIO\_5000\_LR
- SRIO\_5000\_MR
- SRIO\_5000\_SR
- SRIO\_6250\_LR
- SRIO\_6250\_MR
- SRIO\_6250\_SR
- USER\_CUSTOM

#### Device Support

- Arria 10

#### Notes

#### Syntax

```
set_instance_assignment -name XCVR_A10_TX_XTX_PATH_ANALOG_MODE -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_REFCLK\_TERM\_TRISTATE

A logic option that directs the Compiler to enable the internal termination of the dedicated reference clock pin.

### Type

Enumeration

### Values

- TRISTATE\_OFF
- TRISTATE\_ON

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_REFCLK_TERM_TRISTATE -to <to> -entity
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_CTL\_E\_ACGAIN\_4S

A logic option that allows you to control the amount of AC gain on the equalizer in high gain mode. The amount of AC gain is proportional to the setting where '0' gives the lowest AC gain and '31' gives the largest AC gain. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_CTL\_E\_ACGAIN\_4S\_0
- RADP\_CTL\_E\_ACGAIN\_4S\_1
- RADP\_CTL\_E\_ACGAIN\_4S\_10
- RADP\_CTL\_E\_ACGAIN\_4S\_11
- RADP\_CTL\_E\_ACGAIN\_4S\_12
- RADP\_CTL\_E\_ACGAIN\_4S\_13
- RADP\_CTL\_E\_ACGAIN\_4S\_14
- RADP\_CTL\_E\_ACGAIN\_4S\_15
- RADP\_CTL\_E\_ACGAIN\_4S\_16
- RADP\_CTL\_E\_ACGAIN\_4S\_17
- RADP\_CTL\_E\_ACGAIN\_4S\_18
- RADP\_CTL\_E\_ACGAIN\_4S\_19
- RADP\_CTL\_E\_ACGAIN\_4S\_2
- RADP\_CTL\_E\_ACGAIN\_4S\_20
- RADP\_CTL\_E\_ACGAIN\_4S\_21
- RADP\_CTL\_E\_ACGAIN\_4S\_22
- RADP\_CTL\_E\_ACGAIN\_4S\_23
- RADP\_CTL\_E\_ACGAIN\_4S\_24
- RADP\_CTL\_E\_ACGAIN\_4S\_25
- RADP\_CTL\_E\_ACGAIN\_4S\_26
- RADP\_CTL\_E\_ACGAIN\_4S\_27
- RADP\_CTL\_E\_ACGAIN\_4S\_28
- RADP\_CTL\_E\_ACGAIN\_4S\_3
- RADP\_CTL\_E\_ACGAIN\_4S\_4
- RADP\_CTL\_E\_ACGAIN\_4S\_5
- RADP\_CTL\_E\_ACGAIN\_4S\_6
- RADP\_CTL\_E\_ACGAIN\_4S\_7
- RADP\_CTL\_E\_ACGAIN\_4S\_8
- RADP\_CTL\_E\_ACGAIN\_4S\_9

## Device Support

- Cyclone 10 GX

## Notes

## Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_CTLE_ACGAIN_4S -to <to> -entity
<entity name> <value>
```



## XCVR\_C10\_RX\_ADP\_CTL\_EQZ\_1S\_SEL

A logic option that allows you to control the amount of AC gain on the one-stage equalizer. The amount of AC gain is proportional to the setting where '0' gives the lowest AC gain and '15' gives the largest AC gain. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_CTL\_EQZ\_1S\_SEL\_0
- RADP\_CTL\_EQZ\_1S\_SEL\_1
- RADP\_CTL\_EQZ\_1S\_SEL\_10
- RADP\_CTL\_EQZ\_1S\_SEL\_11
- RADP\_CTL\_EQZ\_1S\_SEL\_12
- RADP\_CTL\_EQZ\_1S\_SEL\_13
- RADP\_CTL\_EQZ\_1S\_SEL\_14
- RADP\_CTL\_EQZ\_1S\_SEL\_15
- RADP\_CTL\_EQZ\_1S\_SEL\_2
- RADP\_CTL\_EQZ\_1S\_SEL\_3
- RADP\_CTL\_EQZ\_1S\_SEL\_4
- RADP\_CTL\_EQZ\_1S\_SEL\_5
- RADP\_CTL\_EQZ\_1S\_SEL\_6
- RADP\_CTL\_EQZ\_1S\_SEL\_7
- RADP\_CTL\_EQZ\_1S\_SEL\_8
- RADP\_CTL\_EQZ\_1S\_SEL\_9

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_CTL_EQZ_1S_SEL -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP1

A logic option that allows you to specify the coefficient setting for fix tap one in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP1\_0
- RADP\_DFE\_FXTAP1\_1
- RADP\_DFE\_FXTAP1\_10
- RADP\_DFE\_FXTAP1\_100
- RADP\_DFE\_FXTAP1\_101
- RADP\_DFE\_FXTAP1\_102
- RADP\_DFE\_FXTAP1\_103
- RADP\_DFE\_FXTAP1\_104
- RADP\_DFE\_FXTAP1\_105
- RADP\_DFE\_FXTAP1\_106
- RADP\_DFE\_FXTAP1\_107
- RADP\_DFE\_FXTAP1\_108
- RADP\_DFE\_FXTAP1\_109
- RADP\_DFE\_FXTAP1\_11
- RADP\_DFE\_FXTAP1\_110
- RADP\_DFE\_FXTAP1\_111
- RADP\_DFE\_FXTAP1\_112
- RADP\_DFE\_FXTAP1\_113
- RADP\_DFE\_FXTAP1\_114
- RADP\_DFE\_FXTAP1\_115
- RADP\_DFE\_FXTAP1\_116
- RADP\_DFE\_FXTAP1\_117
- RADP\_DFE\_FXTAP1\_118
- RADP\_DFE\_FXTAP1\_119
- RADP\_DFE\_FXTAP1\_12
- RADP\_DFE\_FXTAP1\_120
- RADP\_DFE\_FXTAP1\_121
- RADP\_DFE\_FXTAP1\_122
- RADP\_DFE\_FXTAP1\_123
- RADP\_DFE\_FXTAP1\_124

- RADP\_DFE\_FXTAP1\_125
- RADP\_DFE\_FXTAP1\_126
- RADP\_DFE\_FXTAP1\_127
- RADP\_DFE\_FXTAP1\_13
- RADP\_DFE\_FXTAP1\_14
- RADP\_DFE\_FXTAP1\_15
- RADP\_DFE\_FXTAP1\_16
- RADP\_DFE\_FXTAP1\_17
- RADP\_DFE\_FXTAP1\_18
- RADP\_DFE\_FXTAP1\_19
- RADP\_DFE\_FXTAP1\_2
- RADP\_DFE\_FXTAP1\_20
- RADP\_DFE\_FXTAP1\_21
- RADP\_DFE\_FXTAP1\_22
- RADP\_DFE\_FXTAP1\_23
- RADP\_DFE\_FXTAP1\_24
- RADP\_DFE\_FXTAP1\_25
- RADP\_DFE\_FXTAP1\_26
- RADP\_DFE\_FXTAP1\_27
- RADP\_DFE\_FXTAP1\_28
- RADP\_DFE\_FXTAP1\_29
- RADP\_DFE\_FXTAP1\_3
- RADP\_DFE\_FXTAP1\_30
- RADP\_DFE\_FXTAP1\_31
- RADP\_DFE\_FXTAP1\_32
- RADP\_DFE\_FXTAP1\_33
- RADP\_DFE\_FXTAP1\_34
- RADP\_DFE\_FXTAP1\_35
- RADP\_DFE\_FXTAP1\_36
- RADP\_DFE\_FXTAP1\_37
- RADP\_DFE\_FXTAP1\_38
- RADP\_DFE\_FXTAP1\_39
- RADP\_DFE\_FXTAP1\_4
- RADP\_DFE\_FXTAP1\_40
- RADP\_DFE\_FXTAP1\_41
- RADP\_DFE\_FXTAP1\_42
- RADP\_DFE\_FXTAP1\_43
- RADP\_DFE\_FXTAP1\_44

- RADP\_DFE\_FXTAP1\_45
- RADP\_DFE\_FXTAP1\_46
- RADP\_DFE\_FXTAP1\_47
- RADP\_DFE\_FXTAP1\_48
- RADP\_DFE\_FXTAP1\_49
- RADP\_DFE\_FXTAP1\_5
- RADP\_DFE\_FXTAP1\_50
- RADP\_DFE\_FXTAP1\_51
- RADP\_DFE\_FXTAP1\_52
- RADP\_DFE\_FXTAP1\_53
- RADP\_DFE\_FXTAP1\_54
- RADP\_DFE\_FXTAP1\_55
- RADP\_DFE\_FXTAP1\_56
- RADP\_DFE\_FXTAP1\_57
- RADP\_DFE\_FXTAP1\_58
- RADP\_DFE\_FXTAP1\_59
- RADP\_DFE\_FXTAP1\_6
- RADP\_DFE\_FXTAP1\_60
- RADP\_DFE\_FXTAP1\_61
- RADP\_DFE\_FXTAP1\_62
- RADP\_DFE\_FXTAP1\_63
- RADP\_DFE\_FXTAP1\_64
- RADP\_DFE\_FXTAP1\_65
- RADP\_DFE\_FXTAP1\_66
- RADP\_DFE\_FXTAP1\_67
- RADP\_DFE\_FXTAP1\_68
- RADP\_DFE\_FXTAP1\_69
- RADP\_DFE\_FXTAP1\_7
- RADP\_DFE\_FXTAP1\_70
- RADP\_DFE\_FXTAP1\_71
- RADP\_DFE\_FXTAP1\_72
- RADP\_DFE\_FXTAP1\_73
- RADP\_DFE\_FXTAP1\_74
- RADP\_DFE\_FXTAP1\_75
- RADP\_DFE\_FXTAP1\_76
- RADP\_DFE\_FXTAP1\_77
- RADP\_DFE\_FXTAP1\_78
- RADP\_DFE\_FXTAP1\_79

- RADP\_DFE\_FXTAP1\_8
- RADP\_DFE\_FXTAP1\_80
- RADP\_DFE\_FXTAP1\_81
- RADP\_DFE\_FXTAP1\_82
- RADP\_DFE\_FXTAP1\_83
- RADP\_DFE\_FXTAP1\_84
- RADP\_DFE\_FXTAP1\_85
- RADP\_DFE\_FXTAP1\_86
- RADP\_DFE\_FXTAP1\_87
- RADP\_DFE\_FXTAP1\_88
- RADP\_DFE\_FXTAP1\_89
- RADP\_DFE\_FXTAP1\_9
- RADP\_DFE\_FXTAP1\_90
- RADP\_DFE\_FXTAP1\_91
- RADP\_DFE\_FXTAP1\_92
- RADP\_DFE\_FXTAP1\_93
- RADP\_DFE\_FXTAP1\_94
- RADP\_DFE\_FXTAP1\_95
- RADP\_DFE\_FXTAP1\_96
- RADP\_DFE\_FXTAP1\_97
- RADP\_DFE\_FXTAP1\_98
- RADP\_DFE\_FXTAP1\_99

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP1 -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP10

A logic option that allows you to specify the coefficient setting for fix tap ten in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP10\_0
- RADP\_DFE\_FXTAP10\_1
- RADP\_DFE\_FXTAP10\_10
- RADP\_DFE\_FXTAP10\_11
- RADP\_DFE\_FXTAP10\_12
- RADP\_DFE\_FXTAP10\_13
- RADP\_DFE\_FXTAP10\_14
- RADP\_DFE\_FXTAP10\_15
- RADP\_DFE\_FXTAP10\_16
- RADP\_DFE\_FXTAP10\_17
- RADP\_DFE\_FXTAP10\_18
- RADP\_DFE\_FXTAP10\_19
- RADP\_DFE\_FXTAP10\_2
- RADP\_DFE\_FXTAP10\_20
- RADP\_DFE\_FXTAP10\_21
- RADP\_DFE\_FXTAP10\_22
- RADP\_DFE\_FXTAP10\_23
- RADP\_DFE\_FXTAP10\_24
- RADP\_DFE\_FXTAP10\_25
- RADP\_DFE\_FXTAP10\_26
- RADP\_DFE\_FXTAP10\_27
- RADP\_DFE\_FXTAP10\_28
- RADP\_DFE\_FXTAP10\_29
- RADP\_DFE\_FXTAP10\_3
- RADP\_DFE\_FXTAP10\_30
- RADP\_DFE\_FXTAP10\_31
- RADP\_DFE\_FXTAP10\_32
- RADP\_DFE\_FXTAP10\_33
- RADP\_DFE\_FXTAP10\_34
- RADP\_DFE\_FXTAP10\_35

- RADP\_DFE\_FXTAP10\_36
- RADP\_DFE\_FXTAP10\_37
- RADP\_DFE\_FXTAP10\_38
- RADP\_DFE\_FXTAP10\_39
- RADP\_DFE\_FXTAP10\_4
- RADP\_DFE\_FXTAP10\_40
- RADP\_DFE\_FXTAP10\_41
- RADP\_DFE\_FXTAP10\_42
- RADP\_DFE\_FXTAP10\_43
- RADP\_DFE\_FXTAP10\_44
- RADP\_DFE\_FXTAP10\_45
- RADP\_DFE\_FXTAP10\_46
- RADP\_DFE\_FXTAP10\_47
- RADP\_DFE\_FXTAP10\_48
- RADP\_DFE\_FXTAP10\_49
- RADP\_DFE\_FXTAP10\_5
- RADP\_DFE\_FXTAP10\_50
- RADP\_DFE\_FXTAP10\_51
- RADP\_DFE\_FXTAP10\_52
- RADP\_DFE\_FXTAP10\_53
- RADP\_DFE\_FXTAP10\_54
- RADP\_DFE\_FXTAP10\_55
- RADP\_DFE\_FXTAP10\_56
- RADP\_DFE\_FXTAP10\_57
- RADP\_DFE\_FXTAP10\_58
- RADP\_DFE\_FXTAP10\_59
- RADP\_DFE\_FXTAP10\_6
- RADP\_DFE\_FXTAP10\_60
- RADP\_DFE\_FXTAP10\_61
- RADP\_DFE\_FXTAP10\_62
- RADP\_DFE\_FXTAP10\_63
- RADP\_DFE\_FXTAP10\_7
- RADP\_DFE\_FXTAP10\_8
- RADP\_DFE\_FXTAP10\_9

#### Device Support

- Cyclone 10 GX

## Notes

## Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP10 -to <to> -entity  
<entity name> <value>
```



## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP10\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP10\_SGN\_0
- RADP\_DFE\_FXTAP10\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP10_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP11

A logic option that allows you to specify the coefficient setting for fix tap eleven in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP11\_0
- RADP\_DFE\_FXTAP11\_1
- RADP\_DFE\_FXTAP11\_10
- RADP\_DFE\_FXTAP11\_11
- RADP\_DFE\_FXTAP11\_12
- RADP\_DFE\_FXTAP11\_13
- RADP\_DFE\_FXTAP11\_14
- RADP\_DFE\_FXTAP11\_15
- RADP\_DFE\_FXTAP11\_16
- RADP\_DFE\_FXTAP11\_17
- RADP\_DFE\_FXTAP11\_18
- RADP\_DFE\_FXTAP11\_19
- RADP\_DFE\_FXTAP11\_2
- RADP\_DFE\_FXTAP11\_20
- RADP\_DFE\_FXTAP11\_21
- RADP\_DFE\_FXTAP11\_22
- RADP\_DFE\_FXTAP11\_23
- RADP\_DFE\_FXTAP11\_24
- RADP\_DFE\_FXTAP11\_25
- RADP\_DFE\_FXTAP11\_26
- RADP\_DFE\_FXTAP11\_27
- RADP\_DFE\_FXTAP11\_28
- RADP\_DFE\_FXTAP11\_29
- RADP\_DFE\_FXTAP11\_3
- RADP\_DFE\_FXTAP11\_30
- RADP\_DFE\_FXTAP11\_31
- RADP\_DFE\_FXTAP11\_32
- RADP\_DFE\_FXTAP11\_33
- RADP\_DFE\_FXTAP11\_34
- RADP\_DFE\_FXTAP11\_35

- RADP\_DFE\_FXTAP11\_36
- RADP\_DFE\_FXTAP11\_37
- RADP\_DFE\_FXTAP11\_38
- RADP\_DFE\_FXTAP11\_39
- RADP\_DFE\_FXTAP11\_4
- RADP\_DFE\_FXTAP11\_40
- RADP\_DFE\_FXTAP11\_41
- RADP\_DFE\_FXTAP11\_42
- RADP\_DFE\_FXTAP11\_43
- RADP\_DFE\_FXTAP11\_44
- RADP\_DFE\_FXTAP11\_45
- RADP\_DFE\_FXTAP11\_46
- RADP\_DFE\_FXTAP11\_47
- RADP\_DFE\_FXTAP11\_48
- RADP\_DFE\_FXTAP11\_49
- RADP\_DFE\_FXTAP11\_5
- RADP\_DFE\_FXTAP11\_50
- RADP\_DFE\_FXTAP11\_51
- RADP\_DFE\_FXTAP11\_52
- RADP\_DFE\_FXTAP11\_53
- RADP\_DFE\_FXTAP11\_54
- RADP\_DFE\_FXTAP11\_55
- RADP\_DFE\_FXTAP11\_56
- RADP\_DFE\_FXTAP11\_57
- RADP\_DFE\_FXTAP11\_58
- RADP\_DFE\_FXTAP11\_59
- RADP\_DFE\_FXTAP11\_6
- RADP\_DFE\_FXTAP11\_60
- RADP\_DFE\_FXTAP11\_61
- RADP\_DFE\_FXTAP11\_62
- RADP\_DFE\_FXTAP11\_63
- RADP\_DFE\_FXTAP11\_7
- RADP\_DFE\_FXTAP11\_8
- RADP\_DFE\_FXTAP11\_9

#### Device Support

- Cyclone 10 GX

## Notes

## Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP11 -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP11\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP11\_SGN\_0
- RADP\_DFE\_FXTAP11\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP11_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP2

A logic option that allows you to specify the coefficient setting for fix tap two in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP2\_0
- RADP\_DFE\_FXTAP2\_1
- RADP\_DFE\_FXTAP2\_10
- RADP\_DFE\_FXTAP2\_100
- RADP\_DFE\_FXTAP2\_101
- RADP\_DFE\_FXTAP2\_102
- RADP\_DFE\_FXTAP2\_103
- RADP\_DFE\_FXTAP2\_104
- RADP\_DFE\_FXTAP2\_105
- RADP\_DFE\_FXTAP2\_106
- RADP\_DFE\_FXTAP2\_107
- RADP\_DFE\_FXTAP2\_108
- RADP\_DFE\_FXTAP2\_109
- RADP\_DFE\_FXTAP2\_11
- RADP\_DFE\_FXTAP2\_110
- RADP\_DFE\_FXTAP2\_111
- RADP\_DFE\_FXTAP2\_112
- RADP\_DFE\_FXTAP2\_113
- RADP\_DFE\_FXTAP2\_114
- RADP\_DFE\_FXTAP2\_115
- RADP\_DFE\_FXTAP2\_116
- RADP\_DFE\_FXTAP2\_117
- RADP\_DFE\_FXTAP2\_118
- RADP\_DFE\_FXTAP2\_119
- RADP\_DFE\_FXTAP2\_12
- RADP\_DFE\_FXTAP2\_120
- RADP\_DFE\_FXTAP2\_121
- RADP\_DFE\_FXTAP2\_122
- RADP\_DFE\_FXTAP2\_123
- RADP\_DFE\_FXTAP2\_124

- RADP\_DFE\_FXTAP2\_125
- RADP\_DFE\_FXTAP2\_126
- RADP\_DFE\_FXTAP2\_127
- RADP\_DFE\_FXTAP2\_13
- RADP\_DFE\_FXTAP2\_14
- RADP\_DFE\_FXTAP2\_15
- RADP\_DFE\_FXTAP2\_16
- RADP\_DFE\_FXTAP2\_17
- RADP\_DFE\_FXTAP2\_18
- RADP\_DFE\_FXTAP2\_19
- RADP\_DFE\_FXTAP2\_2
- RADP\_DFE\_FXTAP2\_20
- RADP\_DFE\_FXTAP2\_21
- RADP\_DFE\_FXTAP2\_22
- RADP\_DFE\_FXTAP2\_23
- RADP\_DFE\_FXTAP2\_24
- RADP\_DFE\_FXTAP2\_25
- RADP\_DFE\_FXTAP2\_26
- RADP\_DFE\_FXTAP2\_27
- RADP\_DFE\_FXTAP2\_28
- RADP\_DFE\_FXTAP2\_29
- RADP\_DFE\_FXTAP2\_3
- RADP\_DFE\_FXTAP2\_30
- RADP\_DFE\_FXTAP2\_31
- RADP\_DFE\_FXTAP2\_32
- RADP\_DFE\_FXTAP2\_33
- RADP\_DFE\_FXTAP2\_34
- RADP\_DFE\_FXTAP2\_35
- RADP\_DFE\_FXTAP2\_36
- RADP\_DFE\_FXTAP2\_37
- RADP\_DFE\_FXTAP2\_38
- RADP\_DFE\_FXTAP2\_39
- RADP\_DFE\_FXTAP2\_4
- RADP\_DFE\_FXTAP2\_40
- RADP\_DFE\_FXTAP2\_41
- RADP\_DFE\_FXTAP2\_42
- RADP\_DFE\_FXTAP2\_43
- RADP\_DFE\_FXTAP2\_44

- RADP\_DFE\_FXTAP2\_45
- RADP\_DFE\_FXTAP2\_46
- RADP\_DFE\_FXTAP2\_47
- RADP\_DFE\_FXTAP2\_48
- RADP\_DFE\_FXTAP2\_49
- RADP\_DFE\_FXTAP2\_5
- RADP\_DFE\_FXTAP2\_50
- RADP\_DFE\_FXTAP2\_51
- RADP\_DFE\_FXTAP2\_52
- RADP\_DFE\_FXTAP2\_53
- RADP\_DFE\_FXTAP2\_54
- RADP\_DFE\_FXTAP2\_55
- RADP\_DFE\_FXTAP2\_56
- RADP\_DFE\_FXTAP2\_57
- RADP\_DFE\_FXTAP2\_58
- RADP\_DFE\_FXTAP2\_59
- RADP\_DFE\_FXTAP2\_6
- RADP\_DFE\_FXTAP2\_60
- RADP\_DFE\_FXTAP2\_61
- RADP\_DFE\_FXTAP2\_62
- RADP\_DFE\_FXTAP2\_63
- RADP\_DFE\_FXTAP2\_64
- RADP\_DFE\_FXTAP2\_65
- RADP\_DFE\_FXTAP2\_66
- RADP\_DFE\_FXTAP2\_67
- RADP\_DFE\_FXTAP2\_68
- RADP\_DFE\_FXTAP2\_69
- RADP\_DFE\_FXTAP2\_7
- RADP\_DFE\_FXTAP2\_70
- RADP\_DFE\_FXTAP2\_71
- RADP\_DFE\_FXTAP2\_72
- RADP\_DFE\_FXTAP2\_73
- RADP\_DFE\_FXTAP2\_74
- RADP\_DFE\_FXTAP2\_75
- RADP\_DFE\_FXTAP2\_76
- RADP\_DFE\_FXTAP2\_77
- RADP\_DFE\_FXTAP2\_78
- RADP\_DFE\_FXTAP2\_79



- RADP\_DFE\_FXTAP2\_8
- RADP\_DFE\_FXTAP2\_80
- RADP\_DFE\_FXTAP2\_81
- RADP\_DFE\_FXTAP2\_82
- RADP\_DFE\_FXTAP2\_83
- RADP\_DFE\_FXTAP2\_84
- RADP\_DFE\_FXTAP2\_85
- RADP\_DFE\_FXTAP2\_86
- RADP\_DFE\_FXTAP2\_87
- RADP\_DFE\_FXTAP2\_88
- RADP\_DFE\_FXTAP2\_89
- RADP\_DFE\_FXTAP2\_9
- RADP\_DFE\_FXTAP2\_90
- RADP\_DFE\_FXTAP2\_91
- RADP\_DFE\_FXTAP2\_92
- RADP\_DFE\_FXTAP2\_93
- RADP\_DFE\_FXTAP2\_94
- RADP\_DFE\_FXTAP2\_95
- RADP\_DFE\_FXTAP2\_96
- RADP\_DFE\_FXTAP2\_97
- RADP\_DFE\_FXTAP2\_98
- RADP\_DFE\_FXTAP2\_99

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP2 -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP2\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP2\_SGN\_0
- RADP\_DFE\_FXTAP2\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP2_SGN -to <to> -entity
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP3

A logic option that allows you to specify the coefficient setting for fix tap three in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP3\_0
- RADP\_DFE\_FXTAP3\_1
- RADP\_DFE\_FXTAP3\_10
- RADP\_DFE\_FXTAP3\_100
- RADP\_DFE\_FXTAP3\_101
- RADP\_DFE\_FXTAP3\_102
- RADP\_DFE\_FXTAP3\_103
- RADP\_DFE\_FXTAP3\_104
- RADP\_DFE\_FXTAP3\_105
- RADP\_DFE\_FXTAP3\_106
- RADP\_DFE\_FXTAP3\_107
- RADP\_DFE\_FXTAP3\_108
- RADP\_DFE\_FXTAP3\_109
- RADP\_DFE\_FXTAP3\_11
- RADP\_DFE\_FXTAP3\_110
- RADP\_DFE\_FXTAP3\_111
- RADP\_DFE\_FXTAP3\_112
- RADP\_DFE\_FXTAP3\_113
- RADP\_DFE\_FXTAP3\_114
- RADP\_DFE\_FXTAP3\_115
- RADP\_DFE\_FXTAP3\_116
- RADP\_DFE\_FXTAP3\_117
- RADP\_DFE\_FXTAP3\_118
- RADP\_DFE\_FXTAP3\_119
- RADP\_DFE\_FXTAP3\_12
- RADP\_DFE\_FXTAP3\_120
- RADP\_DFE\_FXTAP3\_121
- RADP\_DFE\_FXTAP3\_122
- RADP\_DFE\_FXTAP3\_123
- RADP\_DFE\_FXTAP3\_124

- RADP\_DFE\_FXTAP3\_125
- RADP\_DFE\_FXTAP3\_126
- RADP\_DFE\_FXTAP3\_127
- RADP\_DFE\_FXTAP3\_13
- RADP\_DFE\_FXTAP3\_14
- RADP\_DFE\_FXTAP3\_15
- RADP\_DFE\_FXTAP3\_16
- RADP\_DFE\_FXTAP3\_17
- RADP\_DFE\_FXTAP3\_18
- RADP\_DFE\_FXTAP3\_19
- RADP\_DFE\_FXTAP3\_2
- RADP\_DFE\_FXTAP3\_20
- RADP\_DFE\_FXTAP3\_21
- RADP\_DFE\_FXTAP3\_22
- RADP\_DFE\_FXTAP3\_23
- RADP\_DFE\_FXTAP3\_24
- RADP\_DFE\_FXTAP3\_25
- RADP\_DFE\_FXTAP3\_26
- RADP\_DFE\_FXTAP3\_27
- RADP\_DFE\_FXTAP3\_28
- RADP\_DFE\_FXTAP3\_29
- RADP\_DFE\_FXTAP3\_3
- RADP\_DFE\_FXTAP3\_30
- RADP\_DFE\_FXTAP3\_31
- RADP\_DFE\_FXTAP3\_32
- RADP\_DFE\_FXTAP3\_33
- RADP\_DFE\_FXTAP3\_34
- RADP\_DFE\_FXTAP3\_35
- RADP\_DFE\_FXTAP3\_36
- RADP\_DFE\_FXTAP3\_37
- RADP\_DFE\_FXTAP3\_38
- RADP\_DFE\_FXTAP3\_39
- RADP\_DFE\_FXTAP3\_4
- RADP\_DFE\_FXTAP3\_40
- RADP\_DFE\_FXTAP3\_41
- RADP\_DFE\_FXTAP3\_42
- RADP\_DFE\_FXTAP3\_43
- RADP\_DFE\_FXTAP3\_44

- RADP\_DFE\_FXTAP3\_45
- RADP\_DFE\_FXTAP3\_46
- RADP\_DFE\_FXTAP3\_47
- RADP\_DFE\_FXTAP3\_48
- RADP\_DFE\_FXTAP3\_49
- RADP\_DFE\_FXTAP3\_5
- RADP\_DFE\_FXTAP3\_50
- RADP\_DFE\_FXTAP3\_51
- RADP\_DFE\_FXTAP3\_52
- RADP\_DFE\_FXTAP3\_53
- RADP\_DFE\_FXTAP3\_54
- RADP\_DFE\_FXTAP3\_55
- RADP\_DFE\_FXTAP3\_56
- RADP\_DFE\_FXTAP3\_57
- RADP\_DFE\_FXTAP3\_58
- RADP\_DFE\_FXTAP3\_59
- RADP\_DFE\_FXTAP3\_6
- RADP\_DFE\_FXTAP3\_60
- RADP\_DFE\_FXTAP3\_61
- RADP\_DFE\_FXTAP3\_62
- RADP\_DFE\_FXTAP3\_63
- RADP\_DFE\_FXTAP3\_64
- RADP\_DFE\_FXTAP3\_65
- RADP\_DFE\_FXTAP3\_66
- RADP\_DFE\_FXTAP3\_67
- RADP\_DFE\_FXTAP3\_68
- RADP\_DFE\_FXTAP3\_69
- RADP\_DFE\_FXTAP3\_7
- RADP\_DFE\_FXTAP3\_70
- RADP\_DFE\_FXTAP3\_71
- RADP\_DFE\_FXTAP3\_72
- RADP\_DFE\_FXTAP3\_73
- RADP\_DFE\_FXTAP3\_74
- RADP\_DFE\_FXTAP3\_75
- RADP\_DFE\_FXTAP3\_76
- RADP\_DFE\_FXTAP3\_77
- RADP\_DFE\_FXTAP3\_78
- RADP\_DFE\_FXTAP3\_79

- RADP\_DFE\_FXTAP3\_8
- RADP\_DFE\_FXTAP3\_80
- RADP\_DFE\_FXTAP3\_81
- RADP\_DFE\_FXTAP3\_82
- RADP\_DFE\_FXTAP3\_83
- RADP\_DFE\_FXTAP3\_84
- RADP\_DFE\_FXTAP3\_85
- RADP\_DFE\_FXTAP3\_86
- RADP\_DFE\_FXTAP3\_87
- RADP\_DFE\_FXTAP3\_88
- RADP\_DFE\_FXTAP3\_89
- RADP\_DFE\_FXTAP3\_9
- RADP\_DFE\_FXTAP3\_90
- RADP\_DFE\_FXTAP3\_91
- RADP\_DFE\_FXTAP3\_92
- RADP\_DFE\_FXTAP3\_93
- RADP\_DFE\_FXTAP3\_94
- RADP\_DFE\_FXTAP3\_95
- RADP\_DFE\_FXTAP3\_96
- RADP\_DFE\_FXTAP3\_97
- RADP\_DFE\_FXTAP3\_98
- RADP\_DFE\_FXTAP3\_99

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP3 -to <to> -entity
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP3\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP3\_SGN\_0
- RADP\_DFE\_FXTAP3\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP3_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP4

A logic option that allows you to specify the coefficient setting for floating tap four in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP4\_0
- RADP\_DFE\_FXTAP4\_1
- RADP\_DFE\_FXTAP4\_10
- RADP\_DFE\_FXTAP4\_11
- RADP\_DFE\_FXTAP4\_12
- RADP\_DFE\_FXTAP4\_13
- RADP\_DFE\_FXTAP4\_14
- RADP\_DFE\_FXTAP4\_15
- RADP\_DFE\_FXTAP4\_16
- RADP\_DFE\_FXTAP4\_17
- RADP\_DFE\_FXTAP4\_18
- RADP\_DFE\_FXTAP4\_19
- RADP\_DFE\_FXTAP4\_2
- RADP\_DFE\_FXTAP4\_20
- RADP\_DFE\_FXTAP4\_21
- RADP\_DFE\_FXTAP4\_22
- RADP\_DFE\_FXTAP4\_23
- RADP\_DFE\_FXTAP4\_24
- RADP\_DFE\_FXTAP4\_25
- RADP\_DFE\_FXTAP4\_26
- RADP\_DFE\_FXTAP4\_27
- RADP\_DFE\_FXTAP4\_28
- RADP\_DFE\_FXTAP4\_29
- RADP\_DFE\_FXTAP4\_3
- RADP\_DFE\_FXTAP4\_30
- RADP\_DFE\_FXTAP4\_31
- RADP\_DFE\_FXTAP4\_32
- RADP\_DFE\_FXTAP4\_33
- RADP\_DFE\_FXTAP4\_34
- RADP\_DFE\_FXTAP4\_35



- RADP\_DFE\_FXTAP4\_36
- RADP\_DFE\_FXTAP4\_37
- RADP\_DFE\_FXTAP4\_38
- RADP\_DFE\_FXTAP4\_39
- RADP\_DFE\_FXTAP4\_4
- RADP\_DFE\_FXTAP4\_40
- RADP\_DFE\_FXTAP4\_41
- RADP\_DFE\_FXTAP4\_42
- RADP\_DFE\_FXTAP4\_43
- RADP\_DFE\_FXTAP4\_44
- RADP\_DFE\_FXTAP4\_45
- RADP\_DFE\_FXTAP4\_46
- RADP\_DFE\_FXTAP4\_47
- RADP\_DFE\_FXTAP4\_48
- RADP\_DFE\_FXTAP4\_49
- RADP\_DFE\_FXTAP4\_5
- RADP\_DFE\_FXTAP4\_50
- RADP\_DFE\_FXTAP4\_51
- RADP\_DFE\_FXTAP4\_52
- RADP\_DFE\_FXTAP4\_53
- RADP\_DFE\_FXTAP4\_54
- RADP\_DFE\_FXTAP4\_55
- RADP\_DFE\_FXTAP4\_56
- RADP\_DFE\_FXTAP4\_57
- RADP\_DFE\_FXTAP4\_58
- RADP\_DFE\_FXTAP4\_59
- RADP\_DFE\_FXTAP4\_6
- RADP\_DFE\_FXTAP4\_60
- RADP\_DFE\_FXTAP4\_61
- RADP\_DFE\_FXTAP4\_62
- RADP\_DFE\_FXTAP4\_63
- RADP\_DFE\_FXTAP4\_7
- RADP\_DFE\_FXTAP4\_8
- RADP\_DFE\_FXTAP4\_9

#### Device Support

- Cyclone 10 GX

## Notes

## Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP4 -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP4\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP4\_SGN\_0
- RADP\_DFE\_FXTAP4\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP4_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP5

A logic option that allows you to specify the coefficient setting for fix tap five in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP5\_0
- RADP\_DFE\_FXTAP5\_1
- RADP\_DFE\_FXTAP5\_10
- RADP\_DFE\_FXTAP5\_11
- RADP\_DFE\_FXTAP5\_12
- RADP\_DFE\_FXTAP5\_13
- RADP\_DFE\_FXTAP5\_14
- RADP\_DFE\_FXTAP5\_15
- RADP\_DFE\_FXTAP5\_16
- RADP\_DFE\_FXTAP5\_17
- RADP\_DFE\_FXTAP5\_18
- RADP\_DFE\_FXTAP5\_19
- RADP\_DFE\_FXTAP5\_2
- RADP\_DFE\_FXTAP5\_20
- RADP\_DFE\_FXTAP5\_21
- RADP\_DFE\_FXTAP5\_22
- RADP\_DFE\_FXTAP5\_23
- RADP\_DFE\_FXTAP5\_24
- RADP\_DFE\_FXTAP5\_25
- RADP\_DFE\_FXTAP5\_26
- RADP\_DFE\_FXTAP5\_27
- RADP\_DFE\_FXTAP5\_28
- RADP\_DFE\_FXTAP5\_29
- RADP\_DFE\_FXTAP5\_3
- RADP\_DFE\_FXTAP5\_30
- RADP\_DFE\_FXTAP5\_31
- RADP\_DFE\_FXTAP5\_32
- RADP\_DFE\_FXTAP5\_33
- RADP\_DFE\_FXTAP5\_34
- RADP\_DFE\_FXTAP5\_35

- RADP\_DFE\_FXTAP5\_36
- RADP\_DFE\_FXTAP5\_37
- RADP\_DFE\_FXTAP5\_38
- RADP\_DFE\_FXTAP5\_39
- RADP\_DFE\_FXTAP5\_4
- RADP\_DFE\_FXTAP5\_40
- RADP\_DFE\_FXTAP5\_41
- RADP\_DFE\_FXTAP5\_42
- RADP\_DFE\_FXTAP5\_43
- RADP\_DFE\_FXTAP5\_44
- RADP\_DFE\_FXTAP5\_45
- RADP\_DFE\_FXTAP5\_46
- RADP\_DFE\_FXTAP5\_47
- RADP\_DFE\_FXTAP5\_48
- RADP\_DFE\_FXTAP5\_49
- RADP\_DFE\_FXTAP5\_5
- RADP\_DFE\_FXTAP5\_50
- RADP\_DFE\_FXTAP5\_51
- RADP\_DFE\_FXTAP5\_52
- RADP\_DFE\_FXTAP5\_53
- RADP\_DFE\_FXTAP5\_54
- RADP\_DFE\_FXTAP5\_55
- RADP\_DFE\_FXTAP5\_56
- RADP\_DFE\_FXTAP5\_57
- RADP\_DFE\_FXTAP5\_58
- RADP\_DFE\_FXTAP5\_59
- RADP\_DFE\_FXTAP5\_6
- RADP\_DFE\_FXTAP5\_60
- RADP\_DFE\_FXTAP5\_61
- RADP\_DFE\_FXTAP5\_62
- RADP\_DFE\_FXTAP5\_63
- RADP\_DFE\_FXTAP5\_7
- RADP\_DFE\_FXTAP5\_8
- RADP\_DFE\_FXTAP5\_9

#### Device Support

- Cyclone 10 GX

## Notes

## Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP5 -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP5\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP5\_SGN\_0
- RADP\_DFE\_FXTAP5\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP5_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP6

A logic option that allows you to specify the coefficient setting for fix tap six in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP6\_0
- RADP\_DFE\_FXTAP6\_1
- RADP\_DFE\_FXTAP6\_10
- RADP\_DFE\_FXTAP6\_11
- RADP\_DFE\_FXTAP6\_12
- RADP\_DFE\_FXTAP6\_13
- RADP\_DFE\_FXTAP6\_14
- RADP\_DFE\_FXTAP6\_15
- RADP\_DFE\_FXTAP6\_16
- RADP\_DFE\_FXTAP6\_17
- RADP\_DFE\_FXTAP6\_18
- RADP\_DFE\_FXTAP6\_19
- RADP\_DFE\_FXTAP6\_2
- RADP\_DFE\_FXTAP6\_20
- RADP\_DFE\_FXTAP6\_21
- RADP\_DFE\_FXTAP6\_22
- RADP\_DFE\_FXTAP6\_23
- RADP\_DFE\_FXTAP6\_24
- RADP\_DFE\_FXTAP6\_25
- RADP\_DFE\_FXTAP6\_26
- RADP\_DFE\_FXTAP6\_27
- RADP\_DFE\_FXTAP6\_28
- RADP\_DFE\_FXTAP6\_29
- RADP\_DFE\_FXTAP6\_3
- RADP\_DFE\_FXTAP6\_30
- RADP\_DFE\_FXTAP6\_31
- RADP\_DFE\_FXTAP6\_4
- RADP\_DFE\_FXTAP6\_5
- RADP\_DFE\_FXTAP6\_6



- RADP\_DFE\_FXTAP6\_7
- RADP\_DFE\_FXTAP6\_8
- RADP\_DFE\_FXTAP6\_9

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP6 -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP6\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP6\_SGN\_0
- RADP\_DFE\_FXTAP6\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP6_SGN -to <to> -entity
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP7

A logic option that allows you to specify the coefficient setting for fix tap seven in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP7\_0
- RADP\_DFE\_FXTAP7\_1
- RADP\_DFE\_FXTAP7\_10
- RADP\_DFE\_FXTAP7\_11
- RADP\_DFE\_FXTAP7\_12
- RADP\_DFE\_FXTAP7\_13
- RADP\_DFE\_FXTAP7\_14
- RADP\_DFE\_FXTAP7\_15
- RADP\_DFE\_FXTAP7\_16
- RADP\_DFE\_FXTAP7\_17
- RADP\_DFE\_FXTAP7\_18
- RADP\_DFE\_FXTAP7\_19
- RADP\_DFE\_FXTAP7\_2
- RADP\_DFE\_FXTAP7\_20
- RADP\_DFE\_FXTAP7\_21
- RADP\_DFE\_FXTAP7\_22
- RADP\_DFE\_FXTAP7\_23
- RADP\_DFE\_FXTAP7\_24
- RADP\_DFE\_FXTAP7\_25
- RADP\_DFE\_FXTAP7\_26
- RADP\_DFE\_FXTAP7\_27
- RADP\_DFE\_FXTAP7\_28
- RADP\_DFE\_FXTAP7\_29
- RADP\_DFE\_FXTAP7\_3
- RADP\_DFE\_FXTAP7\_30
- RADP\_DFE\_FXTAP7\_31
- RADP\_DFE\_FXTAP7\_4
- RADP\_DFE\_FXTAP7\_5
- RADP\_DFE\_FXTAP7\_6

- RADP\_DFE\_FXTAP7\_7
- RADP\_DFE\_FXTAP7\_8
- RADP\_DFE\_FXTAP7\_9

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP7 -to <to> -entity
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP7\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP7\_SGN\_0
- RADP\_DFE\_FXTAP7\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP7_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP8

A logic option that allows you to specify the coefficient setting for fix tap eight in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP8\_0
- RADP\_DFE\_FXTAP8\_1
- RADP\_DFE\_FXTAP8\_10
- RADP\_DFE\_FXTAP8\_11
- RADP\_DFE\_FXTAP8\_12
- RADP\_DFE\_FXTAP8\_13
- RADP\_DFE\_FXTAP8\_14
- RADP\_DFE\_FXTAP8\_15
- RADP\_DFE\_FXTAP8\_16
- RADP\_DFE\_FXTAP8\_17
- RADP\_DFE\_FXTAP8\_18
- RADP\_DFE\_FXTAP8\_19
- RADP\_DFE\_FXTAP8\_2
- RADP\_DFE\_FXTAP8\_20
- RADP\_DFE\_FXTAP8\_21
- RADP\_DFE\_FXTAP8\_22
- RADP\_DFE\_FXTAP8\_23
- RADP\_DFE\_FXTAP8\_24
- RADP\_DFE\_FXTAP8\_25
- RADP\_DFE\_FXTAP8\_26
- RADP\_DFE\_FXTAP8\_27
- RADP\_DFE\_FXTAP8\_28
- RADP\_DFE\_FXTAP8\_29
- RADP\_DFE\_FXTAP8\_3
- RADP\_DFE\_FXTAP8\_30
- RADP\_DFE\_FXTAP8\_31
- RADP\_DFE\_FXTAP8\_32
- RADP\_DFE\_FXTAP8\_33
- RADP\_DFE\_FXTAP8\_34
- RADP\_DFE\_FXTAP8\_35

- RADP\_DFE\_FXTAP8\_36
- RADP\_DFE\_FXTAP8\_37
- RADP\_DFE\_FXTAP8\_38
- RADP\_DFE\_FXTAP8\_39
- RADP\_DFE\_FXTAP8\_4
- RADP\_DFE\_FXTAP8\_40
- RADP\_DFE\_FXTAP8\_41
- RADP\_DFE\_FXTAP8\_42
- RADP\_DFE\_FXTAP8\_43
- RADP\_DFE\_FXTAP8\_44
- RADP\_DFE\_FXTAP8\_45
- RADP\_DFE\_FXTAP8\_46
- RADP\_DFE\_FXTAP8\_47
- RADP\_DFE\_FXTAP8\_48
- RADP\_DFE\_FXTAP8\_49
- RADP\_DFE\_FXTAP8\_5
- RADP\_DFE\_FXTAP8\_50
- RADP\_DFE\_FXTAP8\_51
- RADP\_DFE\_FXTAP8\_52
- RADP\_DFE\_FXTAP8\_53
- RADP\_DFE\_FXTAP8\_54
- RADP\_DFE\_FXTAP8\_55
- RADP\_DFE\_FXTAP8\_56
- RADP\_DFE\_FXTAP8\_57
- RADP\_DFE\_FXTAP8\_58
- RADP\_DFE\_FXTAP8\_59
- RADP\_DFE\_FXTAP8\_6
- RADP\_DFE\_FXTAP8\_60
- RADP\_DFE\_FXTAP8\_61
- RADP\_DFE\_FXTAP8\_62
- RADP\_DFE\_FXTAP8\_63
- RADP\_DFE\_FXTAP8\_7
- RADP\_DFE\_FXTAP8\_8
- RADP\_DFE\_FXTAP8\_9

#### Device Support

- Cyclone 10 GX

## Notes

## Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP8 -to <to> -entity
<entity name> <value>
```



## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP8\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP8\_SGN\_0
- RADP\_DFE\_FXTAP8\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP8_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP9

A logic option that allows you to specify the coefficient setting for fix tap nine in the receiver decision feedback equalizer. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP9\_0
- RADP\_DFE\_FXTAP9\_1
- RADP\_DFE\_FXTAP9\_10
- RADP\_DFE\_FXTAP9\_11
- RADP\_DFE\_FXTAP9\_12
- RADP\_DFE\_FXTAP9\_13
- RADP\_DFE\_FXTAP9\_14
- RADP\_DFE\_FXTAP9\_15
- RADP\_DFE\_FXTAP9\_16
- RADP\_DFE\_FXTAP9\_17
- RADP\_DFE\_FXTAP9\_18
- RADP\_DFE\_FXTAP9\_19
- RADP\_DFE\_FXTAP9\_2
- RADP\_DFE\_FXTAP9\_20
- RADP\_DFE\_FXTAP9\_21
- RADP\_DFE\_FXTAP9\_22
- RADP\_DFE\_FXTAP9\_23
- RADP\_DFE\_FXTAP9\_24
- RADP\_DFE\_FXTAP9\_25
- RADP\_DFE\_FXTAP9\_26
- RADP\_DFE\_FXTAP9\_27
- RADP\_DFE\_FXTAP9\_28
- RADP\_DFE\_FXTAP9\_29
- RADP\_DFE\_FXTAP9\_3
- RADP\_DFE\_FXTAP9\_30
- RADP\_DFE\_FXTAP9\_31
- RADP\_DFE\_FXTAP9\_32
- RADP\_DFE\_FXTAP9\_33
- RADP\_DFE\_FXTAP9\_34
- RADP\_DFE\_FXTAP9\_35

- RADP\_DFE\_FXTAP9\_36
- RADP\_DFE\_FXTAP9\_37
- RADP\_DFE\_FXTAP9\_38
- RADP\_DFE\_FXTAP9\_39
- RADP\_DFE\_FXTAP9\_4
- RADP\_DFE\_FXTAP9\_40
- RADP\_DFE\_FXTAP9\_41
- RADP\_DFE\_FXTAP9\_42
- RADP\_DFE\_FXTAP9\_43
- RADP\_DFE\_FXTAP9\_44
- RADP\_DFE\_FXTAP9\_45
- RADP\_DFE\_FXTAP9\_46
- RADP\_DFE\_FXTAP9\_47
- RADP\_DFE\_FXTAP9\_48
- RADP\_DFE\_FXTAP9\_49
- RADP\_DFE\_FXTAP9\_5
- RADP\_DFE\_FXTAP9\_50
- RADP\_DFE\_FXTAP9\_51
- RADP\_DFE\_FXTAP9\_52
- RADP\_DFE\_FXTAP9\_53
- RADP\_DFE\_FXTAP9\_54
- RADP\_DFE\_FXTAP9\_55
- RADP\_DFE\_FXTAP9\_56
- RADP\_DFE\_FXTAP9\_57
- RADP\_DFE\_FXTAP9\_58
- RADP\_DFE\_FXTAP9\_59
- RADP\_DFE\_FXTAP9\_6
- RADP\_DFE\_FXTAP9\_60
- RADP\_DFE\_FXTAP9\_61
- RADP\_DFE\_FXTAP9\_62
- RADP\_DFE\_FXTAP9\_63
- RADP\_DFE\_FXTAP9\_7
- RADP\_DFE\_FXTAP9\_8
- RADP\_DFE\_FXTAP9\_9

#### Device Support

- Cyclone 10 GX

## Notes

## Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP9 -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_DFE\_FXTAP9\_SGN

### Type

Enumeration

### Values

- RADP\_DFE\_FXTAP9\_SGN\_0
- RADP\_DFE\_FXTAP9\_SGN\_1

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_DFE_FXTAP9_SGN -to <to> -entity  
<entity name> <value>
```

## XCVR\_C10\_RX\_ADP\_VGA\_SEL

A logic option that allows you to controls the amount of output voltage swing on the variable gain amplifier. The amount of voltage swing is propotional to the setting where '0' gives the lowest swing and '4' gives the largest swing. This option is only valid when equalizer operates in manual mode.

### Type

Enumeration

### Values

- RADP\_VGA\_SEL\_0
- RADP\_VGA\_SEL\_1
- RADP\_VGA\_SEL\_2
- RADP\_VGA\_SEL\_3
- RADP\_VGA\_SEL\_4

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ADP_VGA_SEL -to <to> -entity <entity name> <value>
```

## XCVR\_C10\_RX\_EQ\_BW\_SEL

### Type

Enumeration

### Values

- EQ\_BW\_1
- EQ\_BW\_2
- EQ\_BW\_3
- EQ\_BW\_4

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_EQ_BW_SEL -to <to> -entity <entity  
name> <value>
```

## XCVR\_C10\_RX\_EQ\_DC\_GAIN\_TRIM

A logic option that allows you to control the amount of DC gain on equalizer in high gain mode. The amount of DC gain is proportional to the setting where '0' gives the lowest DC gain and '28' gives the largest DC gain.

### Type

Enumeration

### Values

- NO\_DC\_GAIN
- STG1\_GAIN7
- STG2\_GAIN7
- STG3\_GAIN7
- STG4\_GAIN7

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_EQ_DC_GAIN_TRIM -to <to> -entity
<entity name> <value>
```



## XCVR\_C10\_RX\_LINK

A logic option that allows you to specify the type of communication for the receiver link. Quartus Prime will use this option to determine the legal data rate and power mode for the link.

### Type

Enumeration

### Values

- LR
- SR

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_LINK -to <to> -entity <entity name>  
<value>
```

## XCVR\_C10\_RX\_ONE\_STAGE\_ENABLE

### Type

Enumeration

### Values

- NON\_S1\_MODE
- S1\_MODE

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_ONE_STAGE_ENABLE -to <to> -entity
<entity name> <value>
```

## XCVR\_C10\_RX\_TERM\_SEL

A logic option that allows you to specify the termination value of a transceiver Rx pin.

### Type

Enumeration

### Values

- R\_EXT0
- R\_R1
- R\_R2

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_RX_TERM_SEL -to <to> -entity <entity  
name> <value>
```

## XCVR\_C10\_TX\_COMPENSATION\_EN

A logic option that allows you to turn on the compensation for transmitter data rate above 9 Gbps. Turning on this option draws more power on the transmitter buffer.

### Type

Enumeration

### Values

- DISABLE
- ENABLE

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_COMPENSATION_EN -to <to> -entity
<entity name> <value>
```

## XCVR\_C10\_TX\_LINK

A logic option that allows you to specify the type of communication for the transmitter link. Quartus Prime will use this option to determine the legal data rate and power mode for the link.

### Type

Enumeration

### Values

- LR
- SR

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_LINK -to <to> -entity <entity name>  
<value>
```

## XCVR\_C10\_TX\_PRE\_EMP\_SIGN\_1ST\_POST\_TAP

A logic option that allows you to specify the output polarity of the transmitter pre-emphasis first post-tap.

### Type

Enumeration

### Values

- FIR\_POST\_1T\_NEG
- FIR\_POST\_1T\_POS

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_PRE_EMP_SIGN_1ST_POST_TAP -to <to> -
entity <entity name> <value>
```

## XCVR\_C10\_TX\_PRE\_EMP\_SIGN\_2ND\_POST\_TAP

A logic option that allows you to specify the output polarity of the transmitter pre-emphasis second post-tap.

### Type

Enumeration

### Values

- FIR\_POST\_2T\_NEG
- FIR\_POST\_2T\_POS

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_PRE_EMP_SIGN_2ND_POST_TAP -to <to> -  
entity <entity name> <value>
```

## XCVR\_C10\_TX\_PRE\_EMP\_SIGN\_PRE\_TAP\_1T

A logic option that allows you to specify the output polarity of the transmitter pre-emphasis first pre-tap.

### Type

Enumeration

### Values

- FIR\_PRE\_1T\_NEG
- FIR\_PRE\_1T\_POS

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_PRE_EMP_SIGN_PRE_TAP_1T -to <to> -
entity <entity name> <value>
```



## XCVR\_C10\_TX\_PRE\_EMP\_SIGN\_PRE\_TAP\_2T

A logic option that allows you to specify the output polarity of the transmitter pre-emphasis second pre-tap.

### Type

Enumeration

### Values

- FIR\_PRE\_2T\_NEG
- FIR\_PRE\_2T\_POS

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_PRE_EMP_SIGN_PRE_TAP_2T -to <to> -  
entity <entity name> <value>
```

## XCVR\_C10\_TX\_PRE\_EMP\_SWITCHING\_CTRL\_1ST\_POST\_TAP

A logic option that allows you to control the magnitude of transmitter pre-emphasis first post-tap. Legal values are: 0 to 25.

### Type

Integer

### Device Support

- Cyclone 10 GX

### INTEGER\_RANGE

0, 25

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_PRE_EMP_SWITCHING_CTRL_1ST_POST_TAP -
to <to> -entity <entity name> <value>
```

## XCVR\_C10\_TX\_PRE\_EMP\_SWITCHING\_CTRL\_2ND\_POST\_TAP

A logic option that allows you to control the magnitude of transmitter pre-emphasis second post-tap. Legal values are: 0 to 12.

### Type

Integer

### Device Support

- Cyclone 10 GX

### INTEGER\_RANGE

0, 12

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_PRE_EMP_SWITCHING_CTRL_2ND_POST_TAP -  
to <to> -entity <entity name> <value>
```

## XCVR\_C10\_TX\_PRE\_EMP\_SWITCHING\_CTRL\_PRE\_TAP\_1T

A logic option that allows you to control the magnitude of transmitter pre-emphasis first pre-tap. Legal values are: 0 to 16.

### Type

Integer

### Device Support

- Cyclone 10 GX

### INTEGER\_RANGE

0, 16

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_1T -to
<to> -entity <entity name> <value>
```

## XCVR\_C10\_TX\_PRE\_EMP\_SWITCHING\_CTRL\_PRE\_TAP\_2T

A logic option that allows you to control the magnitude of transmitter pre-emphasis second pre-tap. Legal values are: 0 to 7.

### Type

Integer

### Device Support

- Cyclone 10 GX

### INTEGER\_RANGE

0, 7

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_PRE_EMP_SWITCHING_CTRL_PRE_TAP_2T -to  
<to> -entity <entity name> <value>
```

## XCVR\_C10\_TX\_SLEW\_RATE\_CTRL

### Type

Enumeration

### Values

- SLEW\_R0
- SLEW\_R1
- SLEW\_R2
- SLEW\_R3
- SLEW\_R4
- SLEW\_R5
- SLEW\_R6
- SLEW\_R7

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_SLEW_RATE_CTRL -to <to> -entity
<entity name> <value>
```

## XCVR\_C10\_TX\_TERM\_SEL

A logic option that allows you to specify the termination value of a transceiver Tx pin.

### Type

Enumeration

### Values

- R\_R1
- R\_R2

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_TERM_SEL -to <to> -entity <entity  
name> <value>
```

## XCVR\_C10\_TX\_VOD\_OUTPUT\_SWING\_CTRL

A logic option that allows you to control the transmitter output swing level. Legal values are: 0 to 31.

### Type

Integer

### Device Support

- Cyclone 10 GX

### INTEGER\_RANGE

0, 31

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_VOD_OUTPUT_SWING_CTRL -to <to> -entity
<entity name> <value>
```



## XCVR\_C10\_TX\_XTX\_PATH\_ANALOG\_MODE

### Type

Enumeration

### Values

- CEI\_11100\_LR
- CEI\_11100\_SR
- CEI\_4976\_LR
- CEI\_4976\_SR
- CEI\_6375\_LR
- CEI\_6375\_SR
- CEI\_9950\_LR
- CEI\_9950\_SR
- CPRI\_12500
- CPRI\_E12LVII
- CPRI\_E12LVIII
- CPRI\_E24LVII
- CPRI\_E24LVIII
- CPRI\_E30LVII
- CPRI\_E30LVIII
- CPRI\_E48LVII
- CPRI\_E48LVIII
- CPRI\_E60LVII
- CPRI\_E60LVIII
- CPRI\_E6LVII
- CPRI\_E6LVIII
- CPRI\_E96LVIII
- CPRI\_E99LVIII
- HIGIG\_4062
- HIGIG\_5000
- HIGIG\_6250
- HIGIG\_6562
- IEEE\_10G\_BASE\_CR\_10312
- IEEE\_10G\_KR\_10312
- IEEE\_40G\_BASE\_KR\_10312
- INTERLAKEN\_11100
- INTERLAKEN\_12500

- INTERLAKEN\_6375
- JESD204\_A\_B\_12500
- JESD204\_A\_B\_6375
- QSGMII\_5000
- SFI\_S\_6250
- SRIO\_5000\_LR
- SRIO\_5000\_MR
- SRIO\_5000\_SR
- SRIO\_6250\_LR
- SRIO\_6250\_MR
- SRIO\_6250\_SR
- USER\_CUSTOM

### Device Support

- Cyclone 10 GX

### Notes

### Syntax

```
set_instance_assignment -name XCVR_C10_TX_XTX_PATH_ANALOG_MODE -to <to> -entity
<entity name> <value>
```

## XCVR\_RECONFIG\_GROUP

Assigns the node you specify to a transceiver Avalon Memory-Mapped interface group. The Avalon Memory-Mapped interfaces of an RX-only channel and a TX-only channel, or a CDR PLL and a TX-only channel, can be merged and placed into one transceiver channel. You can assign this option to the instance names of the transceiver Avalon Memory-Mapped interfaces you want the Fitter to merge. You can also assign this to option to a CDR PLL instance name and the transceiver TX (or RX) positive pin name of a TX-only (or RX-only) channel, instead of the corresponding transceiver Avalon Memory-Mapped interface instance name. Assigning this option to two nodes directs the Fitter to view the specified nodes as single group. The Fitter does not automatically merge the transceiver Avalon Memory-Mapped interfaces; by default a CDR PLL, RX-only channel, and a TX-only channel map to three different transceiver channels. If the Avalon Memory-Mapped interfaces of the transceiver channels can be merged into one Avalon Memory-Mapped interface, the Fitter merges and places them in the same transceiver channel. If the Fitter cannot merge the transceiver channels, your compilation will result in an error.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name XCVR_RECONFIG_GROUP -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name XCVR_RECONFIG_GROUP myChannel -to output_pin[0]  
set_instance_assignment -name XCVR_RECONFIG_GROUP myChannel -to input_pin[1]
```

## XCVR\_S10\_REFCLK\_TERM\_TRISTATE

A logic option that directs the Compiler to enable the internal termination of the dedicated reference clock pin.

### Type

Enumeration

### Values

- TRISTATE\_OFF
- TRISTATE\_ON

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

### Syntax

```
set_instance_assignment -name XCVR_S10_REFCLK_TERM_TRISTATE -to <to> -entity
<entity name> <value>
```

## XCVR\_USE\_HQ\_REFCLK

Instructs the Fitter to use high quality reference clock lines for the specified transceiver TX channel .

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name XCVR_USE_HQ_REFCLK -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name XCVR_USE_HQ_REFCLK ON -to tx_pin
```

## XCVR\_USE\_SKEW\_BALANCED

Instructs the Fitter to use low skew balanced reference clock for the specified transceiver channel .

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name XCVR_USE_SKEW_BALANCED -to <to> -entity <entity
name> <value>
```

### Example

```
set_instance_assignment -name XCVR_USE_SKEW_BALANCED ON -to tx_pin
```

## XCVR\_VCCR\_VCCT\_VOLTAGE

Configure the VCCR\_GXB and VCCT\_GXB voltage for an GXB I/O pin by specifying the intended supply voltages for a GXB I/O pin. If this is not set, the compiler automatically sets the correct VCCR\_GXB and VCCT\_GXB voltage.

### Old Name

GXB\_VCCR\_VCCT\_VOLTAGE

### Type

Enumeration

### Values

- 0\_85V
- 0\_9V
- 1\_0V
- 1\_15V
- 1\_1V
- 1\_2V

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name XCVR_VCCR_VCCT_VOLTAGE -to <to> -entity <entity name> <value>
```

## Logic Generation Assignments

### DR\_COMBINATION

Assign an IP instance to a combination in a reconfig group

#### Type

Integer

#### Device Support

- Agilex 3
- Intel Agilex 5

#### Notes

None

#### Syntax

```
set_instance_assignment -name DR_COMBINATION -to <to> -section_id <section
identifier> <value>
```



## DR\_GROUP

Assign an IP instance to a reconfig group

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

None

### Syntax

```
set_instance_assignment -name DR_GROUP -to <to> -section_id <section identifier>  
<value>
```

## DR\_GROUP\_RECONFIG\_ID

Assign an IP instance to a reconfig id in a reconfig group

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

None

### Syntax

```
set_instance_assignment -name DR_GROUP_RECONFIG_ID -to <to> -section_id <section identifier> <value>
```

## DR\_GROUP\_STARTUP\_COMBINATION

Assign a startup combination to a reconfig group

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

None

### Syntax

```
set_global_assignment -name DR_GROUP_STARTUP_COMBINATION -section_id <section  
identifier> <value>
```

## DR\_IP\_INSTANCE

Assign a TileIP compliant IP in design to a named reconfig group

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name DR_IP_INSTANCE -to <to> -section_id <section identifier> <value>
```

## DR\_IP\_INSTANCE\_RELATIVE\_LOCATION

Assign an IP instance to a relative location in a reconfig group

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

None

### Syntax

```
set_instance_assignment -name DR_IP_INSTANCE_RELATIVE_LOCATION -to <to> -  
section_id <section identifier> <value>
```

## DR\_SHARED\_CLOCK

Assign a shared clock input to the input/output ports of IP instances

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name DR_SHARED_CLOCK -to <to> -section_id <section identifier> <value>
```

## DS\_GROUP\_IP\_INSTANCE

Create an instance of a simplex (TX-only or Rx-only) transceiver IP for a dual simplex group

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name DS_GROUP_IP_INSTANCE -to <to> -entity <entity  
name> <value>
```

## DS\_GROUP\_RELATIVE\_LOCATION\_OF\_IP\_INSTANCE

Specify the channel offset of a simplex (TX-only or Rx-only) transceiver IP instance within a dual simplex group

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5

### Syntax

```
set_instance_assignment -name DS_GROUP_RELATIVE_LOCATION_OF_IP_INSTANCE -to <to>
-entity <entity name> <value>
```



## DS\_LOOPBACK\_MODE

Enable loopback between simplex IP instances

### Type

Enumeration

### Values

- NO\_LOOPBACK
- PAD
- UX\_PARALLEL
- UX\_PRE\_SERDES
- UX\_REVERSE\_PARALLEL
- UX\_REVERSE\_SERIAL\_INTERNAL
- UX\_SERIAL\_INTERNAL
- XCVR\_ELANE\_MAC\_TXMAC\_RXMAC
- XCVR\_ELANE\_MAC\_TXPLD\_RXMAC
- XCVR\_ELANE\_PCS\_TXPCS\_RXPCS
- XCVR\_ELANE\_PCS\_TXPLD\_RXPCS
- XCVR\_FEC
- XCVR\_IF

### Device Support

- Agilex 3
- Intel Agilex 5

### Syntax

```
set_instance_assignment -name DS_LOOPBACK_MODE -to <to> -entity <entity name>  
<value>
```

## DS\_SHARED\_CLOCK

Assign a shared clock input to the input ports of QHIP instances in dual simplex group

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name DS_SHARED_CLOCK -to <to> -entity <entity name>
<value>
```

## IP\_BB\_LOCATION

Assign an IP Building Block to a location within a tile

### Type

String

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_instance_assignment -name IP_BB_LOCATION -to <to> -entity <entity name>  
<value>
```

## IP\_BB\_RELATIVE\_LOCATION

Assign an IP Building Block to a location relative to another IP building block within a tile

### Type

Integer

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_instance_assignment -name IP_BB_RELATIVE_LOCATION -from <from> -to <to> -
entity <entity name> <value>
```

## IP\_COLOCATE

Assign the IPs implied by the path on or near the specified Tile type

### Type

Enumeration

### Values

F\_TILE

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_instance_assignment -name IP_COLOCATE -from <from> -to <to> -entity <entity name> <value>
```

## IP\_RECONFIG\_GROUP\_MASTER\_CLOCK\_CHANNEL

Set AIB that will supply the master clock for the specified reconfiguration group.

### Type

String

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_instance_assignment -name IP_RECONFIG_GROUP_MASTER_CLOCK_CHANNEL -to <to> -
entity <entity name> <value>
```

## IP\_RECONFIG\_GROUP\_PARENT

Create group hierarchy, should be cumulative like VERILOG\_FILE <parent-reconfig-group-id-string>:<child-reconfig-group-id-string>

### Type

String

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_global_assignment -name IP_RECONFIG_GROUP_PARENT -entity <entity name>  
<value>
```

## IP\_RECONFIG\_GROUP\_SHARED\_SIP

The SIP of this IP will serve all the profiles of its shared\_sip group.

### Type

Boolean

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_instance_assignment -name IP_RECONFIG_GROUP_SHARED_SIP -to <to> -entity
<entity name> <value>
```



## IP\_RECONFIG\_GROUP\_STARTUP\_INSTANCE

Indicate if a TileIP compliant IP instance is active at startup true|false

### Type

Boolean

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_instance_assignment -name IP_RECONFIG_GROUP_STARTUP_INSTANCE -to <to> -  
entity <entity name> <value>
```

## IP\_RECONFIG\_ID

Assign a TileIP compliant IP an identifier ID <IP-id>

### Type

String

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_instance_assignment -name IP_RECONFIG_ID -to <to> -entity <entity name>
<value>
```

## IP\_RECONFIG\_USED\_AS\_REFERENCE

IP in reconfig group to be used as reference to generate a delta programming MIF for other IP in the group.

### Type

String

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_instance_assignment -name IP_RECONFIG_USED_AS_REFERENCE -to <to> -entity  
<entity name> <value>
```

## IP\_TILE\_ASSIGNMENT

Assign an IP to a Tile

### Old Name

IP\_TILE\_PLACEMENT

### Type

String

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_instance_assignment -name IP_TILE_ASSIGNMENT -to <to> -entity <entity name>
<value>
```

## IP\_TILE\_SETTING

Specify the topology for the selected tile. Format of the value is: tile id:name:value

### Type

String

### Device Support

- Intel Agilex 7

### Notes

None

### Syntax

```
set_global_assignment -name IP_TILE_SETTING <value>
```

## QHIP\_IP\_PROPERTY

Describes IP properties

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QHIP_IP_PROPERTY <value>
set_global_assignment -name QHIP_IP_PROPERTY -entity <entity name> <value>
set_instance_assignment -name QHIP_IP_PROPERTY -to <to> -entity <entity name>
<value>
```

## Logic Lock Region Assignments

### ATTRACTION\_GROUP

Specifies the attraction cost of a floating region to group them together.

#### Type

Integer

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Notes

#### Syntax

```
set_instance_assignment -name ATTRACTION_GROUP -to <to> <value>
```

## CORE\_ONLY\_PLACE\_REGION

Specifies if the placement region only applies to core logic.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name CORE_ONLY_PLACE_REGION -to <to> <value>
```



## EMPTY\_PLACE\_REGION

Specifies that a region has no members. This setting is only useful if the region is also reserved.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name EMPTY_PLACE_REGION -to <to> <value>
```

## FLOATING\_REGION

Specifies the type of floating region.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name FLOATING_REGION -to <to> <value>
```

## PLACE\_REGION

Specifies the target and bounding boxes of a placement region.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name PLACE_REGION -to <to> <value>
```

## REGION\_NAME

Specifies the name of a region.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name REGION_NAME -to <to> <value>
```

## RESERVE\_PLACE\_REGION

Specifies if the placement region excludes other logic from being placed in that region.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name RESERVE_PLACE_REGION -to <to> <value>
```

## ROUTE\_REGION

Specifies the target and bounding boxes of a routing region.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_instance_assignment -name ROUTE_REGION -to <to> <value>
```

## Netlist Viewer Assignments

### RTL\_V\_GROUP\_COMB\_LOGIC\_IN\_CLOUD

Allow RTL Viewer to group combinational logic in logic cloud

#### Type

Boolean

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Syntax

```
set_global_assignment -name RTL_V_GROUP_COMB_LOGIC_IN_CLOUD <value>
```

#### Default Value

Off

## RTL\_V\_GROUP\_COMB\_LOGIC\_IN\_CLOUD\_TMV

Allow Technology Map Viewer to group combinational logic in logic cloud

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name RTL_V_GROUP_COMB_LOGIC_IN_CLOUD_TMV <value>
```

### Default Value

Off



## RTL\_V\_GROUP\_RELATED\_NODES

Allow RTL Viewer to group all related nodes into a single bus node

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name RTL_V_GROUP_RELATED_NODES <value>
```

### Default Value

On

## RTL\_V\_GROUP\_RELATED\_NODES\_TMV

Allow Technology Map Viewer to group all related nodes into a single bus node

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name RTL_V_GROUP_RELATED_NODES_TMV <value>
```

### Default Value

On

## RTL\_V\_REMOVE\_FANOUT\_FREE\_REGISTERS

Allow RTL Viewer to remove fanout free registers

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name RTL_V_REMOVE_FANOUT_FREE_REGISTERS <value>
```

### Default Value

On

## RTL\_V\_SIMPLIFIED\_LOGIC

Allow RTL Viewer to remove wire nodes and merge chain of equivalent combinatorial gates

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name RTL_V_SIMPLIFIED_LOGIC <value>
```

### Default Value

On

## Pin & Location Assignments

### FAST\_INPUT\_REGISTER

Implements an input register in a cell that has a fast, direct connection from an I/O pin. If such a fast, direct connection from the I/O pin is not available on the I/O cell hardware, this option instructs the Fitter to lock the input register in the LAB adjacent to the I/O cell feeding it. Turning on the Fast Input Register option can help maximize I/O timing performance, for example, by permitting fast setup times. Turning this option off for a particular signal prevents the Fitter from implementing the signal automatically in an I/O cell or locking down the input register in the LAB adjacent to the I/O cell. This option is ignored if it is applied to anything other than a register or an input or bidirectional pin that feeds a register.

#### Type

Boolean

#### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

#### Notes

This assignment supports Fitter wildcards.

#### Syntax

```
set_instance_assignment -name FAST_INPUT_REGISTER -to <to> -entity <entity name>  
<value>
```

## FAST\_OUTPUT\_ENABLE\_REGISTER

Implements an output enable register in a cell that has a fast, direct connection to an I/O pin. If such a fast, direct connection to the I/O pin is not available in the I/O cell hardware, this option instructs the Fitter to lock the output enable register in the LAB adjacent to the I/O cell it is feeding. Turning on the Fast Output Enable Register option can help maximize I/O timing performance, for example, by permitting fast clock-to-output times. Turning this option off for a particular signal prevents the Fitter from implementing the signal automatically in an I/O cell or locking down the output enable register in the LAB adjacent to the I/O cell. This option is ignored if it is applied to anything other than a register or an output or bidirectional pin fed by a register.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name FAST_OUTPUT_ENABLE_REGISTER -to <to> -entity
<entity name> <value>
```

## FAST\_OUTPUT\_REGISTER

Implements an output register in a cell that has a fast, direct connection to an I/O pin. If such a fast, direct connection to the I/O pin is not available in the I/O cell hardware, this option instructs the Fitter to lock the output register in the LAB adjacent to the I/O cell it is feeding. Turning on the Fast Output Register option can help maximize I/O timing performance, for example, by permitting fast clock-to-output times. Turning this option off for a particular signal prevents the Fitter from implementing the signal automatically in an I/O cell or locking down the output register in the LAB adjacent to the I/O cell. This option is ignored if it is applied to anything other than a register or an output or bidirectional pin fed by a register.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_instance_assignment -name FAST_OUTPUT_REGISTER -to <to> -entity <entity name> <value>
```

## IP\_DEBUG\_VISIBLE

When assigned to an Encrypted IP node this option directs Quartus Prime to display the node in the Node Finder.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name IP_DEBUG_VISIBLE -to <to> -entity <entity name>
<value>
```



## LOCATION

Assigns a location on the device for the current node(s) and/or pin(s).

### Type

Location

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

### Syntax

```
set_location_assignment -to <to> <value>
```

## PIN\_CONNECT\_FROM\_NODE

Directs the Compiler to generate a device pin with the specified name and connect the device pin to an internal signal.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name PIN_CONNECT_FROM_NODE -to <to> <value>
```

## RESERVE\_PIN

Reserves the pin in one of seven states: as an input that is tri-stated; as an output that drives ground; as an output that drives VCC; as an output that drives an unspecified signal; as Signal Probe output; as a voltage reference (VREF); or as bidirectional. Note: The 'As VREF' setting is not appropriate for all device families. Please refer to the device data sheet for information on VREF support.

### Old Name

RESERVED\_PIN

### Type

Enumeration

### Values

- As SignalProbe output
- As VREF
- As bidirectional
- As input tri-stated
- As output driving VCC
- As output driving an unspecified signal
- As output driving ground

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_instance_assignment -name RESERVE_PIN -to <to> <value>  
set_global_assignment -name RESERVE_PIN <value>
```

## SUBCLIQUE\_OF

Specifies that the current clique is a member of another clique.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name SUBCLIQUE_OF -to <to> -entity <entity name> -
section_id <section identifier> <value>
```

## VIRTUAL\_PIN

Specifies whether an I/O element in a lower-level design entity can be temporarily mapped to a logic element and not to a pin during compilation. The virtual pin is then implemented as a LUT. This option should be specified only for I/O elements that become nodes when imported to the top-level design.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment supports synthesis wildcards.

### Syntax

```
set_instance_assignment -name VIRTUAL_PIN -to <to> -entity <entity name> <value>
```

## Power Estimation Assignments

### EARLY\_POWER\_ESTIMATOR\_EXPORT\_FILE

Tell QPA to export a summary of the design power estimate suitable for importing into the Early Power Estimator.

#### Type

File name

#### Device Support

- Arria 10
- Cyclone 10 GX

#### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

#### Syntax

```
set_global_assignment -name EARLY_POWER_ESTIMATOR_EXPORT_FILE <value>
```

#### Default Value

\$active\_revision\_early\_pwr.csv

## ENABLE\_SMART\_VOLTAGE\_ID

Specifies whether smart voltage ID feature is used.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_SMART_VOLTAGE_ID <value>
```

### Default Value

Off

## POWER\_ADDITIONAL\_MARGIN\_PERCENTAGE

Specifies the additional power margin to add for thermal analysis as a percentage. These margins apply only to thermal analysis results. The recommended margin is 25% for Stratix 10 devices and 10% for Agilex devices.

### Type

Double

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_ADDITIONAL_MARGIN_PERCENTAGE <value>
```

### Default Value

0.0



## POWER\_AND\_THERMAL\_CALCULATOR\_EXPORT\_FILE

Tell QPA to export a summary of the design power estimate suitable for importing into the Power and Thermal Calculator.

### Type

File name

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_AND_THERMAL_CALCULATOR_EXPORT_FILE <value>
```

### Default Value

\$active\_revision.qptc

## POWER\_APPLY\_THERMAL\_MARGIN

Specifies whether to apply additional margin to power estimates for thermal analysis. These margins apply only to thermal analysis results.

### Type

Enumeration

### Values

- ADDITIONAL
- OFF
- RECOMMENDED

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_APPLY_THERMAL_MARGIN <value>
```

### Default Value

OFF

## POWER\_AUTO\_COMPUTE\_TJ

Specifies whether the junction temperature is auto-computed during power estimation. If the junction temperature is not auto-computed, you must specify the junction temperature.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_AUTO_COMPUTE_TJ <value>
```

## POWER\_BOARD\_TEMPERATURE

Specifies the board temperature, in degrees Celsius, used during power estimation.

### Type

Integer

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_BOARD_TEMPERATURE <value>
```

### Default Value

25

## POWER\_BOARD\_THERMAL\_MODEL

Specifies the board thermal model used during power estimation.

### Type

String

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_BOARD_THERMAL_MODEL <value>
```

## POWER\_COOLING\_FOR\_MAX\_TJ

Specifies that the power estimator should find cooling solution required to not exceed specified maximum junction temperature limit. Junction temperatures used for power estimation of different parts of the chip will be actual temperatures resulting from using the found cooling solution and will typically vary across the chip.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_COOLING_FOR_MAX_TJ <value>
```

### Default Value

Off

## POWER\_DEFAULT\_INPUT\_IO\_TOGGLE\_RATE

Specifies the default toggle rate to be used on input I/O pins during power estimation. This value is only used if a toggle rate has not been specified for a node either through a Signal Activity File, VCD file or user assignment.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_DEFAULT_INPUT_IO_TOGGLE_RATE <value>
```

### Default Value

12.5%

## POWER\_DEFAULT\_TOGGLE\_RATE

Specifies the default toggle rate to be used on all nodes except input I/O pins during power estimation. This value is only used if a toggle rate has not been specified for a node either through a Signal Activity File, VCD file or user assignment.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_DEFAULT_TOGGLE_RATE <value>
```

### Default Value

12.5%



## POWER\_GLITCH\_FACTOR

Specifies the multiplication factor to the toggle rates used for power estimation for part of design hierarchy. This is useful to adjust toggle rates of parts of the design with high number of glitches. The value must be positive.

### Type

Double

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

### Syntax

```
set_global_assignment -name POWER_GLITCH_FACTOR -entity <entity name> <value>  
set_instance_assignment -name POWER_GLITCH_FACTOR -to <to> -entity <entity name>  
<value>
```

## POWER\_HPS\_DYNAMIC\_POWER\_DUAL

Dynamic Power of dual processor core when HPS is active.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HPS_DYNAMIC_POWER_DUAL <value>
```

## POWER\_HPS\_DYNAMIC\_POWER\_SINGLE

Dynamic power of single processor core when HPS is active.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HPS_DYNAMIC_POWER_SINGLE <value>
```

## POWER\_HPS\_ENABLE

Specifies whether or not you must include the HPS processor subsystem for SoC power estimation.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HPS_ENABLE <value>
```

### Default Value

Off

## POWER\_HPS\_JUNCTION\_TEMPERATURE

Junction Temperature when HPS is active.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HPS_JUNCTION_TEMPERATURE <value>
```

## POWER\_HPS\_PROC\_FREQ

Specifies the processor frequency of the HPS assumed by power estimation. The units for this value are MHz and the value must be positive. The value provided should be within 0 to 1000.

### Type

Double

### Device Support

- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HPS_PROC_FREQ <value>
```

### Default Value

0.0

## POWER\_HPS\_STATIC\_POWER

Static Power when HPS is active.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HPS_STATIC_POWER <value>
```

## POWER\_HPS\_TOTAL\_POWER

Total power when HPS is active.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HPS_TOTAL_POWER <value>
```



## POWER\_HSSI

If the transceivers are unused, setting this option to \"Opportunistically power off\" directs the Quartus Prime software to consider the transceivers as powered down. Setting this option to \"Power on\" directs the Quartus Prime software to consider the transceivers powered regardless of their use. This setting affects the VCCA, VCCH\_GXB, and VCCL\_GXB power rails.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HSSI <value>
```

## POWER\_HSSI\_LEFT

If the transceivers on the left side of the device are unused, setting this option to \"Opportunistically power off\" directs the Quartus Prime software to consider the transceivers on the left side of the device powered down. Setting this option to \"Power on\" directs the Quartus Prime software to consider the transceivers on the left side powered regardless of their use. This setting affects the VCCA\_L, VCCH\_GXBL, VCCL\_GXBL, VCCR\_L, and VCCT\_L power rails.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HSSI_LEFT <value>
```

## POWER\_HSSI\_RIGHT

If the transceivers on the right side of the device are unused, setting this option to \"Opportunistically power off\" directs the Quartus Prime software to consider the transceivers on the right side of the device powered down. Setting this option to \"Power on\" directs the Quartus Prime software to consider the transceivers on the right side powered regardless of their use. This setting affects the VCCA\_R, VCCH\_GXBR, VCCL\_GXBR, VCCR\_R, and VCCT\_R power rails.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HSSI_RIGHT <value>
```

## POWER\_HSSI\_VCCHIP\_LEFT

If the PCI Express hard IP blocks on the left side of the device are unused, setting this option to \"Opportunistically power off\" directs the Quartus Prime software to consider the PCI Express hard IP blocks on the left side of the device powered down. Setting this option to \"Power on\" directs the Quartus Prime software to consider the PCI Express hard IP blocks on the left side powered regardless of their use.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HSSI_VCCHIP_LEFT <value>
```

## POWER\_HSSI\_VCCHIP\_RIGHT

If the PCI Express hard IP blocks on the right side of the device are unused, setting this option to \"Opportunistically power off\" directs the Quartus Prime software to consider the PCI Express hard IP blocks on the right side of the device powered down. Setting this option to \"Power on\" directs the Quartus Prime software to consider the PCI Express hard IP blocks on the right side powered regardless of their use.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_HSSI_VCCHIP_RIGHT <value>
```

## POWER\_INPUT\_FILE\_NAME

Specifies the name of the VCD File or Signal Activity File which should be used to initialize the toggle rates and static probabilities that will be used during power estimation.

### Type

File name

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name POWER_INPUT_FILE_NAME -entity <entity name> -
section_id <section identifier> <value>
```

## POWER\_INPUT\_FILE\_TYPE

Specifies whether the input power file is a VCD file or SAF file.

### Type

Enumeration

### Values

- SAF
- VCD

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

### Syntax

```
set_global_assignment -name POWER_INPUT_FILE_TYPE -entity <entity name> -  
section_id <section identifier> <value>
```

## POWER\_MAX\_TJ\_VALUE

Specifies the maximum junction temperature limit that no part of any die in the package should exceed.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_MAX_TJ_VALUE <value>
```

### Default Value

100



## POWER\_OCS\_VALUE

Specifies the case-to-heat sink thermal resistance, in degrees Celsius per watt, used during power estimation.

### Type

String

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_OCS_VALUE <value>
```

## POWER\_OJB\_VALUE

Specifies the junction-to-board thermal resistance, in degrees Celsius per watt, used during power estimation.

### Type

String

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_OJB_VALUE <value>
```

## POWER\_OJC\_VALUE

Specifies the junction-to-case-sink thermal resistance, in degrees Celsius per watt, used during power estimation.

### Type

String

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_OJC_VALUE <value>
```

## POWER\_OSA\_VALUE

Specifies the heat sink-to-ambient thermal resistance, in degrees Celsius per watt, used during power estimation.

### Type

String

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_OSA_VALUE <value>
```

## POWER\_OUTPUT\_SAF\_NAME

Specifies the name the Signal Activity File should be written to containing the toggle rates and static probabilities used during power estimation.

### Type

File name

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_OUTPUT_SAF_NAME <value>
```

## POWER\_PRESET\_COOLING\_SOLUTION

Specifies the preset cooling solution used during power estimation.

### Type

String

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_PRESET_COOLING_SOLUTION <value>
```

## POWER\_PSI\_CA\_VALUE

Specifies the cooling solution case-to-ambient thermal resistance, in degrees Celsius per watt.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_PSI_CA_VALUE <value>
```

### Default Value

0.5

## POWER\_READ\_INPUT\_FILE

Assigns user-defined power input file characteristics to an entity. To specify a power input file, you must define a named group of 'power input file settings' and assign them to an entity with this option. You can create these settings using the Power Analyzer Settings page.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name POWER_READ_INPUT_FILE -to <to> -entity <entity name> <value>
```



## POWER\_REPORT\_POWER DISSIPATION

Specifies whether the Power Analyzer should report the thermal power dissipation calculated during power analysis in the Thermal Power Dissipation By Block report panel.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_REPORT_POWER DISSIPATION <value>  
set_instance_assignment -name POWER_REPORT_POWER DISSIPATION -to <to> -entity  
<entity name> <value>
```

### Default Value

Off

## POWER\_REPORT\_SIGNAL\_ACTIVITY

Specifies whether the Power Analyzer should report the signal activities assumed for power analysis, and the sources for those activities. Signal activity consists of both the static probability and the toggle rate for the signals generated by the node or entity.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_REPORT_SIGNAL_ACTIVITY <value>
set_instance_assignment -name POWER_REPORT_SIGNAL_ACTIVITY -to <to> -entity
<entity name> <value>
```

### Default Value

Off

## POWER\_STATIC\_PROBABILITY

Specifies the fraction of time the signals generated by the node or entity are expected to be at VCC. Allowable values range from and include 0.0 through 1.0.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

### Syntax

```
set_instance_assignment -name POWER_STATIC_PROBABILITY -to <to> <value>
```

## POWER\_TEMPERATURE\_MEASUREMENT\_METHOD

Specifies the method to use for reporting temperature sensors for thermal analysis.

### Type

Enumeration

### Values

- DTS
- TSD

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_TEMPERATURE_MEASUREMENT_METHOD <value>
```

### Default Value

DTS

## POWER\_THERMAL\_SOLVER\_MODE

Specifies the thermal solver mode to use.

### Type

Enumeration

### Values

- FIND\_MAX\_TJ
- FIND\_PSI\_CA
- FIND\_TA
- OFF
- RELIABILITY

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_THERMAL_SOLVER_MODE <value>
```

## POWER\_TJ\_VALUE

Specifies the junction temperature value, in degrees Celsius, used during power estimation.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_TJ_VALUE <value>
```

### Default Value

25

## POWER\_TOGGLE\_RATE

Specifies the toggle rate assumed by power estimation for the signals generated by this node or entity. The units for this value are transitions per second and the value must be positive. The value provided should be the expected time-averaged toggle rate, rather than worst case (highest possible) toggle rate. A different assignment, Toggle Rate, applies to I/O pins only and is used by the Fitter and by I/O Assignment Analysis to verify signal integrity under worst case conditions (highest possible toggle rate). Use the Synchronizer Toggle Rate if you want to configure the data rates used for Metastability Reporting in the Timing Analyzer.

### Type

Double

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

### Syntax

```
set_instance_assignment -name POWER_TOGGLE_RATE -to <to> <value>
```

## POWER\_TOGGLE\_RATE\_PERCENTAGE

Specifies the toggle rate, as a percentage of clock domain frequency, assumed by power estimation for the signals generated by this node or entity. This percentage acts as a multiplier for the clock domain frequency of the given node. For example, a toggle rate percentage of 12.5 on a node with a clock domain frequency of 96 MHz would result in a toggle rate of 12 million transitions per second. The percentage value must be positive and can take on values greater than 100. The value provided should be representative of the expected time-averaged toggle rate, rather than worst case (highest possible) toggle rate.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

### Syntax

```
set_instance_assignment -name POWER_TOGGLE_RATE_PERCENTAGE -to <to> <value>
```



## POWER\_USER\_LIFE\_VALUE

Specifies the reliability user life, in years.

### Type

Double

### Device Support

- Intel Agilex 7

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_USER_LIFE_VALUE <value>
```

### Default Value

11.4

## POWER\_USE\_CUSTOM\_COOLING\_SOLUTION

Specifies whether a custom cooling solution is used during power estimation. For a custom cooling solution, you must specify the case-to-heat sink, junction-to-case and heat sink-to-ambient thermal resistances.

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_USE_CUSTOM_COOLING_SOLUTION <value>
```

### Default Value

Off

## POWER\_USE\_DEVICE\_CHARACTERISTICS

Specifies the device characteristics to be used during power estimation. Estimates are based on average power consumed by typical silicon at nominal operating conditions. For FPGA board power supply design, change to MAXIMUM to get worst-case values.

### Type

Enumeration

### Values

- MAXIMUM
- TYPICAL

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_USE_DEVICE_CHARACTERISTICS <value>
```

## POWER\_USE\_INPUT\_FILES

Specifies whether or not Signal Activity Files or VCD files should be used to initialize the toggle rates and static probabilities that will be used during power estimation.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_USE_INPUT_FILES <value>
```

### Default Value

Off

## POWER\_USE\_PVA

Specifies whether or not Power Vectorless Activity should be used to fill in undefined toggle rates and static probabilities.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_USE_PVA <value>
```

### Default Value

On

## POWER\_USE\_TA\_VALUE

Specifies the ambient temperature value, in degrees Celsius, used during power estimation.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_USE_TA_VALUE <value>
```

### Default Value

50

## POWER\_VCCAUX\_USER\_OPTION

Allows you to specify settings for the VCCAUX power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCAUX_USER_OPTION <value>
```

## POWER\_VCCA\_GXBL\_USER\_OPTION

Allows you to specify settings for the VCCA\_GXBL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCA_GXBL_USER_OPTION <value>
```



## POWER\_VCCA\_GXBR\_USER\_OPTION

Allows you to specify settings for the VCCA\_GXBR power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCA_GXBR_USER_OPTION <value>
```

## POWER\_VCCA\_GXB\_USER\_OPTION

Allows you to specify settings for the VCCA\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCA_GXB_USER_OPTION <value>
```

## POWER\_VCCA\_L\_USER\_OPTION

Allows you to specify settings for the VCCA\_L power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCA_L_USER_OPTION <value>
```

## POWER\_VCCA\_R\_USER\_OPTION

Allows you to specify settings for the VCCA\_R power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCA_R_USER_OPTION <value>
```

## POWER\_VCCCB\_USER\_OPTION

Allows you to specify settings for the VCCCB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCCB_USER_OPTION <value>
```

## POWER\_VCCH\_GXBL\_USER\_OPTION

Allows you to specify settings for the VCCH\_GXBL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCH_GXBL_USER_OPTION <value>
```

## POWER\_VCCH\_GXBR\_USER\_OPTION

Allows you to specify settings for the VCCH\_GXBR power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCH_GXBR_USER_OPTION <value>
```

## POWER\_VCCH\_GXB\_USER\_OPTION

Allows you to specify settings for the VCCH\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCH_GXB_USER_OPTION <value>
```



## POWER\_VCCIO\_USER\_OPTION

Allows you to specify settings for the VCCIO power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCIO_USER_OPTION <value>
```

## POWER\_VCCL\_GXB\_USER\_OPTION

Allows you to specify settings for the VCCL\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCL_GXB_USER_OPTION <value>
```

## POWER\_VCCPD\_USER\_OPTION

Allows you to specify settings for the VCCPD power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCPD_USER_OPTION <value>
```

## POWER\_VCCR\_GXBL\_USER\_OPTION

Allows you to specify settings for the VCCR\_GXBL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCR_GXBL_USER_OPTION <value>
```

## POWER\_VCCR\_GXBR\_USER\_OPTION

Allows you to specify settings for the VCCR\_GXBR power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCR_GXBR_USER_OPTION <value>
```

## POWER\_VCCR\_GXB\_USER\_OPTION

Allows you to specify settings for the VCCR\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCR_GXB_USER_OPTION <value>
```

## POWER\_VCCT\_GXBL\_USER\_OPTION

Allows you to specify settings for the VCCT\_GXBL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCT_GXBL_USER_OPTION <value>
```

## POWER\_VCCT\_GXBR\_USER\_OPTION

Allows you to specify settings for the VCCT\_GXBR power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCT_GXBR_USER_OPTION <value>
```



## POWER\_VCCT\_GXB\_USER\_OPTION

Allows you to specify settings for the VCCT\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCCT_GXB_USER_OPTION <value>
```

## POWER\_VCD\_FILE\_END\_TIME

Specifies the time at which toggle rates and static probabilities should stop being calculated for the output signals contained in the VCD files.

### Type

Time

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

### Syntax

```
set_global_assignment -name POWER_VCD_FILE_END_TIME -entity <entity name> -
section_id <section identifier> <value>
```

## POWER\_VCD\_FILE\_START\_TIME

Specifies the time at which toggle rates and static probabilities should start to be calculated for the output signals contained in the VCD files.

### Type

Time

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

### Syntax

```
set_global_assignment -name POWER_VCD_FILE_START_TIME -entity <entity name> -  
section_id <section identifier> <value>
```

## POWER\_VCD\_FILTER\_GLITCHES

Specifies whether or not glitch filtering should be used when reading in VCD files.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name POWER_VCD_FILTER_GLITCHES <value>
```

### Default Value

On

## VCCAUX\_SHARED\_USER\_VOLTAGE

Specifies the voltage of the VCCAUX\_SHARED power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCAUX_SHARED_USER_VOLTAGE <value>
```

## VCCAUX\_USER\_VOLTAGE

Specifies the voltage of the VCCAUX power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCAUX_USER_VOLTAGE <value>
```

## VCCA\_FPLL\_USER\_VOLTAGE

Specifies the voltage of the VCCA\_FPLL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_FPLL_USER_VOLTAGE <value>
```

## VCCA\_GTBR\_USER\_VOLTAGE

Specifies the voltage of the VCCA\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_GTBR_USER_VOLTAGE <value>
```



## VCCA\_GTB\_USER\_VOLTAGE

Specifies the voltage of the VCCA\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_GTB_USER_VOLTAGE <value>
```

## VCCA\_GXBL\_USER\_VOLTAGE

Specifies the voltage of the VCCA\_GXBL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_GXBL_USER_VOLTAGE <value>
```

## VCCA\_GXBR\_USER\_VOLTAGE

Specifies the voltage of the VCCA\_GXBR power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_GXBR_USER_VOLTAGE <value>
```

## VCCA\_GXB\_USER\_VOLTAGE

Specifies the voltage of the VCCA\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_GXB_USER_VOLTAGE <value>
```

## VCCA\_L\_USER\_VOLTAGE

Specifies the default voltage of the VCCA\_L power rail supply, which is applied if all transceivers on the left side of the device are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_L_USER_VOLTAGE <value>
```

## VCCA\_PLL\_USER\_VOLTAGE

Specifies the voltage of the VCCA\_PLL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_PLL_USER_VOLTAGE <value>
```

## VCCA\_R\_USER\_VOLTAGE

Specifies the default voltage of the VCCA\_R power rail supply, which is applied if all transceivers on the right side of the device are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_R_USER_VOLTAGE <value>
```

## VCCA\_USER\_VOLTAGE

Specifies the voltage of the VCCA power rail supply. For devices in the Arria II family, this voltage is applied if the transceivers are powered. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCA_USER_VOLTAGE <value>
```



## VCCBAT\_USER\_VOLTAGE

Specifies the voltage of the VCCBAT power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCBAT_USER_VOLTAGE <value>
```

## VCCCB\_USER\_VOLTAGE

Specifies the voltage of the VCCCB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCCB_USER_VOLTAGE <value>
```

## VCCD\_FPLL\_USER\_VOLTAGE

Specifies the voltage of the VCCD\_FPLL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCD_FPLL_USER_VOLTAGE <value>
```

## VCCD\_PLL\_USER\_VOLTAGE

Specifies the voltage of the VCCD\_PLL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCD_PLL_USER_VOLTAGE <value>
```

## VCCD\_USER\_VOLTAGE

Specifies the voltage of the VCCD power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCD_USER_VOLTAGE <value>
```

## VCCEH\_GXBL\_USER\_VOLTAGE

Specifies the default voltage of the VCCEH\_GXBL power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCEH_GXBL_USER_VOLTAGE <value>
```

## VCCEH\_GXBR\_USER\_VOLTAGE

Specifies the default voltage of the VCCEH\_GXBR power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCEH_GXBR_USER_VOLTAGE <value>
```

## VCCEH\_GXB\_USER\_VOLTAGE

Specifies the default voltage of the VCCEH\_GXB power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCEH_GXB_USER_VOLTAGE <value>
```



## VCCERAM\_USER\_VOLTAGE

Specifies the voltage of the VCCERAM power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCERAM_USER_VOLTAGE <value>
```

## VCCE\_GXBL\_USER\_VOLTAGE

Specifies the default voltage of the VCCE\_GXBL power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCE_GXBL_USER_VOLTAGE <value>
```

## VCCE\_GXBR\_USER\_VOLTAGE

Specifies the default voltage of the VCCE\_GXBR power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCE_GXBR_USER_VOLTAGE <value>
```

## VCCE\_GXB\_USER\_VOLTAGE

Specifies the default voltage of the VCCE\_GXB power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCE_GXB_USER_VOLTAGE <value>
```

## VCCE\_USER\_VOLTAGE

Specifies the voltage of the VCCE power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCE_USER_VOLTAGE <value>
```

## VCCHIP\_L\_USER\_VOLTAGE

Specifies the voltage of the VCCHIP\_L power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCHIP_L_USER_VOLTAGE <value>
```

## VCCHIP\_R\_USER\_VOLTAGE

Specifies the voltage of the VCCHIP\_R power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCHIP_R_USER_VOLTAGE <value>
```

## VCCHIP\_USER\_VOLTAGE

Specifies the voltage of the VCCHIP power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCHIP_USER_VOLTAGE <value>
```



## VCCHSSI\_L\_USER\_VOLTAGE

Specifies the voltage of the VCCHSSI\_L power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCHSSI_L_USER_VOLTAGE <value>
```

## VCCHSSI\_R\_USER\_VOLTAGE

Specifies the voltage of the VCCHSSI\_R power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCHSSI_R_USER_VOLTAGE <value>
```

## VCCH\_GTBR\_USER\_VOLTAGE

Specifies the voltage of the VCCH\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCH_GTBR_USER_VOLTAGE <value>
```

## VCCH\_GTB\_USER\_VOLTAGE

Specifies the voltage of the VCCH\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCH_GTB_USER_VOLTAGE <value>
```

## VCCH\_GXBL\_USER\_VOLTAGE

Specifies the default voltage of the VCCH\_GXBL power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCH_GXBL_USER_VOLTAGE <value>
```

## VCCH\_GXBR\_USER\_VOLTAGE

Specifies the default voltage of the VCCH\_GXBR power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCH_GXBR_USER_VOLTAGE <value>
```

## VCCH\_GXB\_USER\_VOLTAGE

Specifies the voltage of the VCCH\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCH_GXB_USER_VOLTAGE <value>
```

## VCCH\_L\_USER\_VOLTAGE

Specifies the default voltage of the VCCH\_L power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCH_L_USER_VOLTAGE <value>
```



## VCCH\_R\_USER\_VOLTAGE

Specifies the default voltage of the VCCH\_R power rail supplies, which is applied if all transceivers in the corresponding transceiver block are powered and unused. To configure a transceiver for your intended protocol, use the ALTGX MegaWizard. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCH_R_USER_VOLTAGE <value>
```

## VCCINT\_USER\_VOLTAGE

Specifies the voltage of the VCCINT power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCINT_USER_VOLTAGE <value>
```

## VCCIOREF\_HPS\_USER\_VOLTAGE

Specifies the voltage of the VCCIOREF\_HPS power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCIOREF_HPS_USER_VOLTAGE <value>
```

## VCCIO\_HPS\_USER\_VOLTAGE

Specifies the voltage of the VCCIO\_HPS power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCIO_HPS_USER_VOLTAGE <value>
```

## VCCIO\_USER\_VOLTAGE

Specifies the voltage of the VCCIO power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCIO_USER_VOLTAGE <value>
```

## VCCL\_GTBL\_USER\_VOLTAGE

Specifies the voltage of the VCCL\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_GTBL_USER_VOLTAGE <value>
```

## VCCL\_GTBR\_USER\_VOLTAGE

Specifies the voltage of the VCCL\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_GTBR_USER_VOLTAGE <value>
```

## VCCL\_GTB\_USER\_VOLTAGE

Specifies the voltage of the VCCL\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_GTB_USER_VOLTAGE <value>
```



## VCCL\_GXBL\_USER\_VOLTAGE

Specifies the voltage of the VCCL\_GXBL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_GXBL_USER_VOLTAGE <value>
```

## VCCL\_GXBR\_USER\_VOLTAGE

Specifies the voltage of the VCCL\_GXBR power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_GXBR_USER_VOLTAGE <value>
```

## VCCL\_GXB\_USER\_VOLTAGE

Specifies the voltage of the VCCL\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_GXB_USER_VOLTAGE <value>
```

## VCCL\_HPS\_USER\_VOLTAGE

Specifies the voltage of the VCCL\_HPS power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_HPS_USER_VOLTAGE <value>
```

## VCCL\_USER\_VOLTAGE

Specifies the voltage of the VCCL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCL_USER_VOLTAGE <value>
```

## VCCPD\_USER\_VOLTAGE

Specifies the voltage of the VCCPD power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCPD_USER_VOLTAGE <value>
```

## VCCPGM\_USER\_VOLTAGE

Specifies the voltage of the VCCPGM power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCPGM_USER_VOLTAGE <value>
```

## VCCPLL\_HPS\_USER\_VOLTAGE

Specifies the voltage of the VCCPLL\_HPS power rail supply. For more information, refer to the respective device datasheet.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCPLL_HPS_USER_VOLTAGE <value>
```



## VCCPT\_USER\_VOLTAGE

Specifies the voltage of the VCCPT power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCPT_USER_VOLTAGE <value>
```

## VCCP\_USER\_VOLTAGE

Specifies the voltage of the VCCP power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCP_USER_VOLTAGE <value>
```

## VCCRSTCLK\_HPS\_USER\_VOLTAGE

Specifies the voltage of the VCCRSTCLK\_HPS power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCRSTCLK_HPS_USER_VOLTAGE <value>
```

## VCCR\_GTBL\_USER\_VOLTAGE

Specifies the voltage of the VCCR\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCR_GTBL_USER_VOLTAGE <value>
```

## VCCR\_GTBR\_USER\_VOLTAGE

Specifies the voltage of the VCCR\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCR_GTBR_USER_VOLTAGE <value>
```

## VCCR\_GTB\_USER\_VOLTAGE

Specifies the voltage of the VCCR\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCR_GTB_USER_VOLTAGE <value>
```

## VCCR\_GXBL\_USER\_VOLTAGE

Specifies the voltage of the VCCR\_GXBL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCR_GXBL_USER_VOLTAGE <value>
```

## VCCR\_GXBR\_USER\_VOLTAGE

Specifies the voltage of the VCCR\_GXBR power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCR_GXBR_USER_VOLTAGE <value>
```



## VCCR\_GXB\_USER\_VOLTAGE

Specifies the voltage of the VCCR\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCR_GXB_USER_VOLTAGE <value>
```

## VCCR\_L\_USER\_VOLTAGE

Specifies the voltage of the VCCR\_L power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCR_L_USER_VOLTAGE <value>
```

## VCCR\_R\_USER\_VOLTAGE

Specifies the voltage of the VCCR\_R power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCR_R_USER_VOLTAGE <value>
```

## VCCR\_USER\_VOLTAGE

Specifies the voltage of the VCCR power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCR_USER_VOLTAGE <value>
```

## VCCT\_GTBL\_USER\_VOLTAGE

Specifies the voltage of the VCCT\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCT_GTBL_USER_VOLTAGE <value>
```

## VCCT\_GTBR\_USER\_VOLTAGE

Specifies the voltage of the VCCT\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCT_GTBR_USER_VOLTAGE <value>
```

## VCCT\_GTB\_USER\_VOLTAGE

Specifies the voltage of the VCCT\_GTB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCT_GTB_USER_VOLTAGE <value>
```

## VCCT\_GXBL\_USER\_VOLTAGE

Specifies the voltage of the VCCT\_GXBL power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCT_GXBL_USER_VOLTAGE <value>
```



## VCCT\_GXBR\_USER\_VOLTAGE

Specifies the voltage of the VCCT\_GXBR power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCT_GXBR_USER_VOLTAGE <value>
```

## VCCT\_GXB\_USER\_VOLTAGE

Specifies the voltage of the VCCT\_GXB power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCT_GXB_USER_VOLTAGE <value>
```

## VCCT\_L\_USER\_VOLTAGE

Specifies the voltage of the VCCT\_L power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCT_L_USER_VOLTAGE <value>
```

## VCCT\_R\_USER\_VOLTAGE

Specifies the voltage of the VCCT\_R power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCT_R_USER_VOLTAGE <value>
```

## VCCT\_USER\_VOLTAGE

Specifies the voltage of the VCCT power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCCT_USER_VOLTAGE <value>
```

## VCC\_HPS\_USER\_VOLTAGE

Specifies the voltage of the VCC\_HPS power rail supply. For more information, refer to the respective device datasheet.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCC_HPS_USER_VOLTAGE <value>
```

## VCC\_USER\_VOLTAGE

Specifies the voltage of the VCC power rail supply. Refer to the device datasheet for the current device family for more details.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name VCC_USER_VOLTAGE <value>
```

## Programmer Assignments

### GENERATE\_CONFIG\_HEXOUT\_FILE

Generates a Hexadecimal (Intel-format) Output File (.hexout) containing configuration data that can be programmed into a parallel data source, such as an EPROM or a mass storage device, which then in turn configures the target device.

#### Type

Boolean

#### Device Support

- Enhanced Configuration Devices

#### Notes

None

#### Syntax

```
set_global_assignment -name GENERATE_CONFIG_HEXOUT_FILE <value>
```

#### Default Value

Off



## GENERATE\_CONFIG\_ISC\_FILE

Generates an In System Configuration File (.isc) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- Enhanced Configuration Devices

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_CONFIG_ISC_FILE <value>
```

### Default Value

Off

## GENERATE\_CONFIG\_JAM\_FILE

Generate a JEDEC STAPL Format File (.jam) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- EPC2
- Enhanced Configuration Devices

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_CONFIG_JAM_FILE <value>
```

### Default Value

Off

## GENERATE\_CONFIG\_JBC\_FILE

Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- EPC2
- Enhanced Configuration Devices

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_CONFIG_JBC_FILE <value>
```

### Default Value

Off



## GENERATE\_CONFIG\_JBC\_FILE\_COMPRESSED

Generate a compressed Jam STAPL Byte Code 2.0 File (.jbc) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- EPC2
- Enhanced Configuration Devices

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_CONFIG_JBC_FILE_COMPRESSED <value>
```

### Default Value

On

## GENERATE\_CONFIG\_SVF\_FILE

Generates a Serial Vector Format File (.svf) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- EPC2
- Enhanced Configuration Devices

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_CONFIG_SVF_FILE <value>
```

### Default Value

Off

## GENERATE\_JAM\_FILE

Directs the programmer to generate a JEDEC JESD71 STAPL Format File (.jam) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_JAM_FILE <value>
```

### Default Value

Off

## GENERATE\_JBC\_FILE

Directs the programmer to generate a compressed JAM Byte Code File (.jbc) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_JBC_FILE <value>
```

### Default Value

Off

## GENERATE\_JBC\_FILE\_COMPRESSED

Generate a compressed JAM Byte Code File (.jbc) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_JBC_FILE_COMPRESSED <value>
```

### Default Value

On



## GENERATE\_SVF\_FILE

Directs the programmer to generate a Serial Vector Format File (.svf) containing configuration data that an intelligent external controller can use to configure the target device.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

None

### Syntax

```
set_global_assignment -name GENERATE_SVF_FILE <value>
```

### Default Value

Off

## HPS\_EARLY\_IO\_RELEASE

Release the HPS shared I/O bank after the IOCSR programming

### Type

Boolean

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HPS_EARLY_IO_RELEASE <value>
```

### Default Value

Off

## MERGE\_HEX\_FILE

Uses the Hexadecimal (Intel-Format) File (.hex) and the programmable logic Partial SRAM Object File (.psof) to create passive programming files.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name MERGE_HEX_FILE <value>
```

### Default Value

Off

## Project-Wide Assignments

### ACR\_CONFIGURATION\_FILE

Associates an ACR configuration file with this revision. The ACR Tile IP aka 'SmartTileTool' will create this assignment for downstream compilation flows (power, assembly, etc) to consume.

#### Type

File name

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Notes

The value of this assignment is case sensitive.

#### Syntax

```
set_global_assignment -name ACR_CONFIGURATION_FILE <value>
```

## AHDL\_FILE

Associates an AHDL source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name AHDL_FILE <value>
```

## AHDL\_TEXT\_DESIGN\_OUTPUT\_FILE

Associates an AHDL Text Design Output File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name AHDL_TEXT_DESIGN_OUTPUT_FILE <value>
```

## ALLOW\_DSP\_RETIMING

Allow retiming through DSP blocks.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ALLOW_DSP_RETIMING <value>
```

### Default Value

Off

## ALLOW\_RAM\_RETIMING

Allow retiming through RAM blocks.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ALLOW_RAM_RETIMING <value>
```

### Default Value

Off



## ASM\_FILE

Associates an Assembly source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name ASM_FILE <value>
```

## AUTO\_EXPORT\_VER\_COMPATIBLE\_DB

Automatically exports version-compatible database files when compilation completes.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name AUTO_EXPORT_VER_COMPATIBLE_DB <value>
```

### Default Value

Off

## BASE\_REVISION\_PROJECT\_OUTPUT\_DIRECTORY

Specifies the directory where project output files such as the Text-Format Report Files (.rpt) and Equation Files (.eqn) were saved for the base revision. By default, all project output files are saved in the project directory.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name BASE_REVISION_PROJECT_OUTPUT_DIRECTORY <value>
```

## BDF\_FILE

Associates a Block Design File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name BDF_FILE <value>
```

## BINARY\_FILE

Associates a binary file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name BINARY_FILE <value>
```

## BOARD\_FILE

Associates a newly created board file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name BOARD_FILE <value>
```

## BSF\_FILE

Associates a Block Symbol File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name BSF_FILE <value>
```

## CDC\_MISC\_FILE

Associates a CDC file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name CDC_MISC_FILE <value>
```



## CDC\_SYSTEMVERILOG\_FILE

Associates a CDC SystemVerilog HDL source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name CDC_SYSTEMVERILOG_FILE <value>
```

## CDC\_VERILOG\_FILE

Associates a CDC Verilog HDL source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name CDC_VERILOG_FILE <value>
```

## CDF\_FILE

Associates a Chain Description File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name CDF_FILE <value>
```

## COMMAND\_MACRO\_FILE

Associates a script file or ModelSim Macro File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name COMMAND_MACRO_FILE <value>
```

## COMMON\_IP\_FILES\_DIRECTORY

Specifies common directory for shared IP files.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name COMMON_IP_FILES_DIRECTORY <value>
```

### Default Value

common\_ip\_files

## CPP\_FILE

Associates a C++ source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name CPP_FILE <value>
```

## CPP\_INCLUDE\_FILE

Associates a C++ include file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name CPP_INCLUDE_FILE <value>
```

## CUSP\_FILE

Associates a C++ source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name CUSP_FILE <value>
```



## C\_FILE

Associates a C source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name C_FILE <value>
```

## DEPENDENCY\_FILE

Associates a Dependency file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name DEPENDENCY_FILE <value>
```

## DESIGN\_ASSISTANT\_INCLUDE\_IP\_BLOCKS

Choose whether IP blocks and their contents should be considered by Design Assistant rule checks, when they are inside a scope that is not excluded by a DESIGN\_ASSISTANT\_EXCLUDE assignment.

### Old Name

DESIGN\_ASISTANT\_INCLUDE\_IP\_BLOCKS

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DESIGN_ASSISTANT_INCLUDE_IP_BLOCKS <value>
```

### Default Value

Off

## DESIGN\_ASSISTANT\_MAX\_VIOLATIONS\_PER\_RULE

The maximum number of rule violation messages generated by Design Assistant for each rule.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DESIGN_ASSISTANT_MAX_VIOLATIONS_PER_RULE <value>
```

### Default Value

5000

## DESIGN\_ASSISTANT\_WAIVER\_FILE

Waiver file for Design Assistant rule checker

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name DESIGN_ASSISTANT_WAIVER_FILE <value>
```

### Default Value

da\_drc.dawf

## DRC\_RAM\_INFERENCE\_HIGH\_FANOUT\_NET\_THRESHOLD

Specifies the number of fanout for a net to be considered as a high fanout net in RAM inference.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name DRC_RAM_INFERENCE_HIGH_FANOUT_NET_THRESHOLD <value>
```

### Default Value

15

## DSPBUILDER\_FILE

Associates a DSPBuilder source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name DSPBUILDER_FILE <value>
```

## EDIF\_FILE

Associates an EDIF source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EDIF_FILE <value>
```



## ELF\_FILE

Associates an ELF file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name ELF_FILE <value>
```

## ENABLE\_COMMON\_IP\_FILES\_DIRECTORY

Enable common IP files directory.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name ENABLE_COMMON_IP_FILES_DIRECTORY <value>
```

### Default Value

Off

## ENABLE\_COMPACT\_REPORT\_TABLE

Allows you to view the report table in compact format.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_COMPACT_REPORT_TABLE <value>
```

### Default Value

Off

## ENABLE\_FIT\_RPT\_RESOURCE\_BY\_ENTITY

Allows Fitter Resource Utilization by Entity table to be visible in the fitter reports.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ENABLE_FIT_RPT_RESOURCE_BY_ENTITY <value>
```

### Default Value

Off

## ENABLE\_GENERATION\_OUTPUT\_DIRECTORY

Enable custom output directory for generation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name ENABLE_GENERATION_OUTPUT_DIRECTORY <value>
```

### Default Value

Off

## ENABLE\_NOC\_OBFUSCATION

Determines whether NOC obfuscation should be turned on.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ENABLE_NOC_OBFUSCATION <value>
```

## ENABLE\_REDUCED\_MEMORY\_MODE

Determines whether to enable compiler to run in reduced memory mode. This assignment controls a small number of memory-intensive fitter optimizations. Therefore, enabling the reduced memory mode may slightly impact the performance of your design.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name ENABLE_REDUCED_MEMORY_MODE <value>
```

### Default Value

Off

## EQUATION\_FILE

Associates an Equation File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name EQUATION_FILE <value>
```



## ERROR\_ON\_INVALID\_ENTITY\_NAME

Issue an error instead of a warning if an invalid TOP\_LEVEL\_ENTITY value or entity field on an instance assignment is found.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name ERROR_ON_INVALID_ENTITY_NAME <value>
```

### Default Value

Off

## EXPORT\_PARTITION\_SNAPSHOT\_FINAL

Export specific partition(s) for the final snapshot of the design after the fitter

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name EXPORT_PARTITION_SNAPSHOT_FINAL -to <to> -entity
<entity name> <value>
```

## EXPORT\_PARTITION\_SNAPSHOT\_SYNTHESIZED

Export specific partition(s) for the synthesized snapshot of the design after synthesis

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_instance_assignment -name EXPORT_PARTITION_SNAPSHOT_SYNTHESIZED -to <to> -  
entity <entity name> <value>
```

## FLOW\_DISABLE\_ASSEMBLER

Allows you to turn on or turn off the Assembler during compilation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name FLOW_DISABLE_ASSEMBLER <value>
```

### Default Value

Off

## FLOW\_ENABLE\_DESIGN\_ASSISTANT

Allows you to run design assistant check during compilation.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name FLOW_ENABLE_DESIGN_ASSISTANT <value>
```

## FLOW\_ENABLE\_EARLY\_TIMING\_ANALYSIS

Allows you to turn on or turn off Early Timing Analysis during compilation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name FLOW_ENABLE_EARLY_TIMING_ANALYSIS <value>
```

### Default Value

Off

## FLOW\_ENABLE\_EDA\_NETLIST\_WRITER

Allows you to turn on or turn off the EDA Netlist Writer during compilation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name FLOW_ENABLE_EDA_NETLIST_WRITER <value>
```

### Default Value

Off

## FLOW\_ENABLE\_INTERACTIVE\_TIMING\_ANALYZER

Allows you to turn on or turn off the interactive Timing Analyzer after compilation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name FLOW_ENABLE_INTERACTIVE_TIMING_ANALYZER <value>
```

### Default Value

On



## FLOW\_ENABLE\_IO\_ASSIGNMENT\_ANALYSIS

Allows you to run I/O assignment analysis before compilation

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name FLOW_ENABLE_IO_ASSIGNMENT_ANALYSIS <value>
```

### Default Value

Off

## FLOW\_ENABLE\_PARALLEL\_MODULES

Allows you to run Assembler and the Timing Analyzer in parallel during compilation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name FLOW_ENABLE_PARALLEL_MODULES <value>
```

### Default Value

On

## FLOW\_ENABLE\_POWER\_ANALYZER

Allows you to turn on or turn off the Power Analyzer during compilation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name FLOW_ENABLE_POWER_ANALYZER <value>
```

### Default Value

Off

## FLOW\_ENABLE\_RTL\_VIEWER

Allows the Netlist Viewers to process the schematic during design compilation. Turning on this option reduces the time required to open the Netlist Viewers at the expense of increased compilation time.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name FLOW_ENABLE_RTL_VIEWER <value>
```

### Default Value

Off

## GDF\_FILE

Associates a GDF source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name GDF_FILE <value>
```

## GENERATION\_OUTPUT\_DIRECTORY

Specifies an output directory for generated files.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name GENERATION_OUTPUT_DIRECTORY <value>
```

### Default Value

generation\_output

## HEX\_FILE

Associates a Hexadecimal source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name HEX_FILE <value>
```

## HEX\_OUTPUT\_FILE

Associates a Hexadecimal Output File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name HEX_OUTPUT_FILE <value>
```



## HPS\_ISW\_DATA

Hard processor system (HPS) software configuration data.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name HPS_ISW_DATA -entity <entity name> <value>  
set_instance_assignment -name HPS_ISW_DATA -to <to> -entity <entity name> <value>
```

## HPS\_ISW\_EMIF

Hard processor system (HPS) EMIF configuration data.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name HPS_ISW_EMIF -entity <entity name> <value>
set_instance_assignment -name HPS_ISW_EMIF -to <to> -entity <entity name> <value>
```

## HPS\_ISW\_FILE

Associates a hard processor system (HPS) initial software configuration file with an HPS entity.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name HPS_ISW_FILE -entity <entity name> <value>  
set_instance_assignment -name HPS_ISW_FILE -to <to> -entity <entity name> <value>
```

## HPS\_ISW\_HBM

Hard processor system (HPS) HBM configuration data.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name HPS_ISW_HBM -entity <entity name> <value>
set_instance_assignment -name HPS_ISW_HBM -to <to> -entity <entity name> <value>
```

## HTML\_FILE

Associates an HTML file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name HTML_FILE <value>
```

## HTML\_REPORT\_FILE

Associates an HTML Report File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name HTML_REPORT_FILE <value>
```

## INCLUDE\_FILE

Associates an Include File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name INCLUDE_FILE <value>
```

## INVALID\_DESIGN\_SOURCE

Design source files contain invalid settings. Assembler and database export are disallowed.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name INVALID_DESIGN_SOURCE <value>
```

### Default Value

Off



## IPX\_FILE

Associates a Quartus Prime IP-XACT description file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IPX_FILE <value>
```

## IP\_COMPONENT\_AUTHOR

Specifies the IP component author

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_COMPONENT_AUTHOR <value>
set_global_assignment -name IP_COMPONENT_AUTHOR -entity <entity name> <value>
set_instance_assignment -name IP_COMPONENT_AUTHOR -to <to> -entity <entity name>
<value>
```

## IP\_COMPONENT\_DESCRIPTION

Specifies the IP component description

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_COMPONENT_DESCRIPTION <value>
set_global_assignment -name IP_COMPONENT_DESCRIPTION -entity <entity name>
<value>
set_instance_assignment -name IP_COMPONENT_DESCRIPTION -to <to> -entity <entity
name> <value>
```

## IP\_COMPONENT\_DISPLAY\_NAME

Specifies the IP component display name

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME <value>
set_global_assignment -name IP_COMPONENT_DISPLAY_NAME -entity <entity name>
<value>
set_instance_assignment -name IP_COMPONENT_DISPLAY_NAME -to <to> -entity <entity
name> <value>
```

## IP\_COMPONENT\_DOCUMENTATION\_LINK

Specifies a documentation link for the IP component

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK <value>
set_global_assignment -name IP_COMPONENT_DOCUMENTATION_LINK -entity <entity
name> <value>
set_instance_assignment -name IP_COMPONENT_DOCUMENTATION_LINK -to <to> -entity
<entity name> <value>
```

## IP\_COMPONENT\_GROUP

Specifies the group in the Component Library that includes this IP component

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_COMPONENT_GROUP <value>
set_global_assignment -name IP_COMPONENT_GROUP -entity <entity name> <value>
set_instance_assignment -name IP_COMPONENT_GROUP -to <to> -entity <entity name>
<value>
```

## IP\_COMPONENT\_INTERNAL

Specifies the if the IP is an internal component.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_global_assignment -name IP_COMPONENT_INTERNAL <value>  
set_global_assignment -name IP_COMPONENT_INTERNAL -entity <entity name> <value>  
set_instance_assignment -name IP_COMPONENT_INTERNAL -to <to> -entity <entity  
name> <value>
```

### Default Value

Off

## IP\_COMPONENT\_NAME

Specifies the IP component name

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_COMPONENT_NAME <value>
set_global_assignment -name IP_COMPONENT_NAME -entity <entity name> <value>
set_instance_assignment -name IP_COMPONENT_NAME -to <to> -entity <entity name>
<value>
```



## IP\_COMPONENT\_PARAMETER

Specifies the parameter, value, and display name of an IP component parameter

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_COMPONENT_PARAMETER <value>  
set_global_assignment -name IP_COMPONENT_PARAMETER -entity <entity name> <value>  
set_instance_assignment -name IP_COMPONENT_PARAMETER -to <to> -entity <entity  
name> <value>
```

## IP\_COMPONENT\_REPORT\_HIERARCHY

Specifies the if the IP component should report its hierarchy

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

### Syntax

```
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY <value>
set_global_assignment -name IP_COMPONENT_REPORT_HIERARCHY -entity <entity name>
<value>
set_instance_assignment -name IP_COMPONENT_REPORT_HIERARCHY -to <to> -entity
<entity name> <value>
```

### Default Value

Off

## IP\_COMPONENT\_VERSION

Specifies the IP component version

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_COMPONENT_VERSION <value>  
set_global_assignment -name IP_COMPONENT_VERSION -entity <entity name> <value>  
set_instance_assignment -name IP_COMPONENT_VERSION -to <to> -entity <entity  
name> <value>
```

## IP\_FILE

Associates a Qsys IP file (.ip) with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_FILE <value>
```

## IP\_GENERATED\_DEVICE\_FAMILY

Specifies the device families for which the IP core was generated for.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY <value>
set_global_assignment -name IP_GENERATED_DEVICE_FAMILY -entity <entity name>
<value>
set_instance_assignment -name IP_GENERATED_DEVICE_FAMILY -to <to> -entity
<entity name> <value>
```

## IP\_QSYS\_MODE

Mode used to generate a QIP

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_QSYS_MODE <value>
set_global_assignment -name IP_QSYS_MODE -entity <entity name> <value>
set_instance_assignment -name IP_QSYS_MODE -to <to> -entity <entity name> <value>
```

## IP\_TARGETED\_DEVICE\_FAMILY

Specifies the device family for which the IP core was targeted.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY <value>
set_global_assignment -name IP_TARGETED_DEVICE_FAMILY -entity <entity name>
<value>
set_instance_assignment -name IP_TARGETED_DEVICE_FAMILY -to <to> -entity <entity
name> <value>
```

## IP\_TARGETED\_PART\_TRAIT

Specifies a part trait for which IP core was targeted.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TARGETED_PART_TRAIT <value>
set_global_assignment -name IP_TARGETED_PART_TRAIT -entity <entity name> <value>
set_instance_assignment -name IP_TARGETED_PART_TRAIT -to <to> -entity <entity
name> <value>
```



## IP\_TOOL\_ENV

Specifies the tool which generated the IP core.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TOOL_ENV <value>  
set_global_assignment -name IP_TOOL_ENV -entity <entity name> <value>  
set_instance_assignment -name IP_TOOL_ENV -to <to> -entity <entity name> <value>
```

## IP\_TOOL\_HIERARCHY\_LEVELS

Specifies the number of levels of hierarchy from the IP root.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TOOL_HIERARCHY_LEVELS <value>
set_global_assignment -name IP_TOOL_HIERARCHY_LEVELS -entity <entity name>
<value>
set_instance_assignment -name IP_TOOL_HIERARCHY_LEVELS -to <to> -entity <entity
name> <value>
```

## IP\_TOOL\_NAME

Specifies the IP core name.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TOOL_NAME <value>  
set_global_assignment -name IP_TOOL_NAME -entity <entity name> <value>  
set_instance_assignment -name IP_TOOL_NAME -to <to> -entity <entity name> <value>
```

## IP\_TOOL\_VENDOR\_NAME

Specifies the IP core vendor name

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TOOL_VENDOR_NAME <value>
set_global_assignment -name IP_TOOL_VENDOR_NAME -entity <entity name> <value>
set_instance_assignment -name IP_TOOL_VENDOR_NAME -to <to> -entity <entity name>
<value>
```

## IP\_TOOL\_VERSION

Specifies the IP core version

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TOOL_VERSION <value>  
set_global_assignment -name IP_TOOL_VERSION -entity <entity name> <value>  
set_instance_assignment -name IP_TOOL_VERSION -to <to> -entity <entity name>  
<value>
```

## IP\_TOOL\_VERSION\_CREATED

Specifies the IP core version used when created

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TOOL_VERSION_CREATED <value>
set_global_assignment -name IP_TOOL_VERSION_CREATED -entity <entity name> <value>
set_instance_assignment -name IP_TOOL_VERSION_CREATED -to <to> -entity <entity
name> <value>
```

## IP\_TOP\_LEVEL\_COMPONENT\_NAME

Specifies the top-level component name in a QIP or SIP file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME <value>
set_global_assignment -name IP_TOP_LEVEL_COMPONENT_NAME -entity <entity name>
<value>
set_instance_assignment -name IP_TOP_LEVEL_COMPONENT_NAME -to <to> -entity
<entity name> <value>
```

## IP\_TOP\_LEVEL\_ENTITY\_NAME

Specifies the top-level entity name in a QIP or SIP file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IP_TOP_LEVEL_ENTITY_NAME <value>
set_global_assignment -name IP_TOP_LEVEL_ENTITY_NAME -entity <entity name>
<value>
set_instance_assignment -name IP_TOP_LEVEL_ENTITY_NAME -to <to> -entity <entity
name> <value>
```



## JAM\_FILE

Associates a Jam File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name JAM_FILE <value>
```

## JBC\_FILE

Associates a Jam Byte-Code File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name JBC_FILE <value>
```

## LICENSE\_FILE

Associates a License File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name LICENSE_FILE <value>
```

## LMF\_FILE

Associates a Library Mapping File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name LMF_FILE <value>
```

## LOGIC\_ANALYZER\_INTERFACE\_FILE

Associates a Logic Analyzer Interface file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name LOGIC_ANALYZER_INTERFACE_FILE <value>
```

## MAP\_FILE

EPC16 addresses used

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name MAP_FILE <value>
```

## MAX\_IGNORED\_ASGN\_MSG

Allows you to specify the maximum number of ignored assignment info messages in read-only partitions. Use -1 for unlimited.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name MAX_IGNORED_ASGN_MSG <value>
```

### Default Value

10

## MESSAGE\_DISABLE

Tells the compiler to suppress the specified user message(s).

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name MESSAGE_DISABLE <value>
set_global_assignment -name MESSAGE_DISABLE -entity <entity name> <value>
set_instance_assignment -name MESSAGE_DISABLE -to <to> -entity <entity name>
<value>
```



## MESSAGE\_ENABLE

Tells the compiler to enable the specified user message(s).

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name MESSAGE_ENABLE <value>  
set_global_assignment -name MESSAGE_ENABLE -entity <entity name> <value>  
set_instance_assignment -name MESSAGE_ENABLE -to <to> -entity <entity name>  
<value>
```

## MIF\_FILE

Associates a Memory Initialization File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name MIF_FILE <value>
```

## MISC\_FILE

Associates a file with this project. Files assigned to this assignment will be archived by the Project Archive command if the 'Project source and settings files' file subset is selected.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name MISC_FILE <value>
```

## NOC\_CONSTRAINTS\_FILE

Associates a NOC Constraints File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name NOC_CONSTRAINTS_FILE <value>
```

## NOC\_OBFUSCATION\_CONFIGURATION

Associates an obfuscation configuration file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name NOC_OBFUSCATION_CONFIGURATION <value>
```

## NUM\_PARALLEL\_PROCESSORS

Specifies the maximum number of processors allocated for parallel compilation on a single machine. For parallel compilation you can use all available processors on your machine, or specify the number of processors you want to use. For example, if you have a quad-core processor machine and want to leave one processor free for other tasks, you specify '3' as the setting of this option. A setting of '1' disables parallel compilation.

### Old Name

MAX\_PROCESSORS\_USED\_FOR\_MULTITHREADING

### Type

String

### Device Support

- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name NUM_PARALLEL_PROCESSORS <value>
```

## OBJECT\_FILE

Associates an Object file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name OBJECT_FILE <value>
```

## OCP\_FILE

Specifies the Intel FPGA IP Evaluation Mode file generated by the MegaWizard. This file is used by Quartus to allow compilation and sof generation of the core without a license.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name OCP_FILE <value>
```



## PARTIAL\_SRAM\_OBJECT\_FILE

Associates a Partial SRAM Object File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PARTIAL_SRAM_OBJECT_FILE <value>
```

## PIN\_FILE

Associates a Pin-Out File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PIN_FILE <value>
```

## POWER\_INPUT\_FILE

Associates a Power Input File (.pwf) with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name POWER_INPUT_FILE <value>
```

## PPF\_FILE

Specifies the name of the MegaWizard generated .ppf file containing core specific pin assignments. This file will be loaded by Pin Planner.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PPF_FILE <value>
```

## PROGRAMMER\_OBJECT\_FILE

Associates a Programmer Object File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PROGRAMMER_OBJECT_FILE <value>
```

## PROJECT\_OUTPUT\_DIRECTORY

Specifies the directory in which to save all project output files such as the Text-Format Report Files (.rpt) and Equation Files (.eqn). By default, all project output files are saved in the project directory.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name PROJECT_OUTPUT_DIRECTORY <value>
```

## PROJECT\_USE\_SIMPLIFIED\_NAMES

Determines whether to use the simplified naming scheme.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name PROJECT_USE_SIMPLIFIED_NAMES <value>
```

### Default Value

Off

## PROMOTE\_WARNING\_TO\_ERROR

Issue an error if a warning with the given message ID is displayed.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name PROMOTE_WARNING_TO_ERROR <value>
```



## QARLOG\_FILE

Associates an Archive Log file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QARLOG_FILE <value>
```

## QAR\_FILE

Associates an Archive file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QAR_FILE <value>
```

## QIP\_FILE

Associates a Quartus Prime IP file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QIP_FILE <value>
```

## QPRS\_FILE

Associates a Preset File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QPRS_FILE <value>
```

## QSYS\_FILE

Associates a Qsys file (.qsys) with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QSYS_FILE <value>
```

## QUARTUS\_PTF\_FILE

Associates a Peripheral Template File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QUARTUS_PTF_FILE <value>
```

## QUARTUS\_SBD\_FILE

Associates a Quartus Prime System Build Descriptor File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QUARTUS_SBD_FILE <value>
```

## QUARTUS\_STANDARD\_DELAY\_FILE

Associates a Quartus Prime Standard Delay Format File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name QUARTUS_STANDARD_DELAY_FILE <value>
```



## RAM\_RANDOM\_SEED

Set seed number to be used together with RAM\_INITIALIZATION assignment or USE\_CHECKERED\_PATTERN\_AS\_UNINITIALIZED\_RAM\_CONTENT assignment when they are setting to RANDOM value.

### Type

Integer

### Device Support

- Intel Agilex 7
- Stratix 10

### Syntax

```
set_global_assignment -name RAM_RANDOM_SEED <value>
```

## RAW\_BINARY\_FILE

Associates a Raw Binary File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name RAW_BINARY_FILE <value>
```

## READ\_OR\_WRITE\_IN\_BYTE\_ADDRESS

Determines whether to read or write Hexadecimal(.hex) File in byte addressable mode for this project.

### Type

Enumeration

### Values

- Off
- On
- Use global settings

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name READ_OR_WRITE_IN_BYTE_ADDRESS <value>
```

### Default Value

Use global settings

## REVISION\_TYPE

Describes the type of revision. The possible revision types are BASE, RECONFIGURABLE, AGGREGATE, CVP, and MASK. The default type is BASE.

### Type

Enumeration

### Values

- PR\_Base
- PR\_Impl

### Device Support

- Arria 10
- Cyclone 10 GX

### Notes

None

### Syntax

```
set_global_assignment -name REVISION_TYPE <value>
```

## RTL\_SDC\_FILE

Associates a Synopsys Design Constraint File (.sdc) based on RTL names with this project or an entity.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name RTL_SDC_FILE -entity <entity name> <value>  
set_global_assignment -name RTL_SDC_FILE <value>
```

## RUN\_FULL\_COMPILE\_ON\_DEVICE\_CHANGE

Run Full Compilation when the device changes

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name RUN_FULL_COMPILE_ON_DEVICE_CHANGE <value>
```

### Default Value

On

## SBI\_FILE

Associates a Slave Binary Image File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SBI_FILE <value>
```

## SDC\_ENTITY\_FILE

Associates a Synopsys Design Constraint File (.sdc) with an entity.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SDC_ENTITY_FILE -entity <entity name> <value>
set_instance_assignment -name SDC_ENTITY_FILE -to <to> -entity <entity name>
<value>
set_global_assignment -name SDC_ENTITY_FILE <value>
```



## SDC\_ENTITY\_HELPER\_FILE

Associates a file \"sourced\" into a Synopsys Design Constraint File (.sdc) with an entity. Helper files are usually TCL (.tcl) files.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SDC_ENTITY_HELPER_FILE -entity <entity name> <value>  
set_instance_assignment -name SDC_ENTITY_HELPER_FILE -to <to> -entity <entity  
name> <value>  
set_global_assignment -name SDC_ENTITY_HELPER_FILE <value>
```

## SDC\_FILE

Associates a Synopsys Design Constraint File (.sdc) with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SDC_FILE <value>
```

## SDF\_OUTPUT\_FILE

Associates a Standard Delay Format Output File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SDF_OUTPUT_FILE <value>
```

## SERIAL\_BITSTREAM\_FILE

Associates a Serial Bitstream File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SERIAL_BITSTREAM_FILE <value>
```

## SIGNALTAP\_FILE

Associates a Signal Tap file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SIGNALTAP_FILE <value>
```

## SIP\_FILE

Associates a Simulation IP File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SIP_FILE <value>
```

## SLD\_FILE

Associates a file with this project. Files assigned to this assignment will be archived by the Project Archive command if the 'Project source and settings files' file subset is selected.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SLD_FILE <value>
```

## SMF\_FILE

Associates a State Machine file (.smf) with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SMF_FILE <value>
```



## SOFTWARE\_LIBRARY\_FILE

Associates a Software library file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SOFTWARE_LIBRARY_FILE <value>
```

## SOPCINFO\_FILE

Associates a Qsys or SOPC Builder report file with this project. If you select the Project source and settings files option, the Project Archive command will archive the files assigned to this assignment.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SOPCINFO_FILE <value>
```

## SOPC\_FILE

Associates a SOPC Builder file (.sopc) with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SOPC_FILE <value>
```

## SOURCE\_TCL\_SCRIPT\_FILE

Runs Tcl script file. This assignment has the same effect as 'source <filename>'.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SOURCE_TCL_SCRIPT_FILE <value>
```

## SPD\_FILE

Associates a Simulation Package Descriptor File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SPD_FILE <value>
```

## SPYGLASS\_MISC\_FILE

Associates a Spyglass file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SPYGLASS_MISC_FILE <value>
```

## SPYGLASS\_SYSTEMVERILOG\_FILE

Associates a Spyglass SystemVerilog HDL source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SPYGLASS_SYSTEMVERILOG_FILE <value>
```

## SPYGLASS\_VERILOG\_FILE

Associates a Spyglass Verilog HDL source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SPYGLASS_VERILOG_FILE <value>
```



## SRAM\_OBJECT\_FILE

Associates an SRAM Object File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SRAM_OBJECT_FILE <value>
```

## SRECORDS\_FILE

Associates a Motorola S-Record file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SRECORDS_FILE <value>
```

## SVF\_FILE

Associates a Serial Vector Format File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SVF_FILE <value>
```

## SYM\_FILE

Associates a Symbol File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SYM_FILE <value>
```

## SYNTHESIS\_ONLY\_QIP

Determines whether a Quartus Prime IP File is not for simulation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SYNTHESIS_ONLY_QIP <value>
```

## SYSTEMVERILOG\_FILE

Associates a SystemVerilog HDL source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name SYSTEMVERILOG_FILE <value>
```

## TCL\_ENTITY\_FILE

Associates a TCL File (.tcl) with an entity. These files are often \"sourced\" into Synopsys Design Constraint Files (.sdc) that were also associated with the same entity .

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name TCL_ENTITY_FILE -entity <entity name> <value>
set_instance_assignment -name TCL_ENTITY_FILE -to <to> -entity <entity name>
<value>
set_global_assignment -name TCL_ENTITY_FILE <value>
```

## TCL\_SCRIPT\_FILE

Associates a Tcl script file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name TCL_SCRIPT_FILE <value>
```



## TEMPLATE\_FILE

Associates a Template File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name TEMPLATE_FILE <value>
```

## TEXT\_FILE

Associates a text file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name TEXT_FILE <value>
```

## TEXT\_FORMAT\_REPORT\_FILE

Associates a text-format Report File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name TEXT_FORMAT_REPORT_FILE <value>
```

## TIMING\_ANALYSIS\_OUTPUT\_FILE

Associates a Timing Analysis Output File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name TIMING_ANALYSIS_OUTPUT_FILE <value>
```

## USE\_CHECKERED\_PATTERN\_AS\_UNINITIALIZED\_RAM\_CONTENT

Loads a checkered pattern as initial RAM content into all RAM blocks without specified RAM content that supports content initialization. Turning on this option does not affect simulation, which may cause on-chip behavior to differ from simulation results.

### Type

Enumeration

### Values

- 0000
- 0101
- 1010
- 1111
- OFF
- ON
- RANDOM

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Arria 10
- Cyclone 10 GX
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_CHECKERED_PATTERN_AS_UNINITIALIZED_RAM_CONTENT  
<value>  
set_global_assignment -name USE_CHECKERED_PATTERN_AS_UNINITIALIZED_RAM_CONTENT  
<value>
```

## VCD\_FILE

Associates a Verilog Value Change Dump File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VCD_FILE <value>
```

## VECTOR\_TABLE\_OUTPUT\_FILE

Associates a Vector Table Output File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VECTOR_TABLE_OUTPUT_FILE <value>
```

## VECTOR\_TEXT\_FILE

Associates a text-format Vector File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VECTOR_TEXT_FILE <value>
```



## VECTOR\_WAVEFORM\_FILE

Associates a Vector Waveform File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VECTOR_WAVEFORM_FILE <value>
```

## VERILOG\_FILE

Associates a Verilog HDL source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VERILOG_FILE <value>
```

## VERILOG\_INCLUDE\_FILE

Associates a Verilog Include file with this project.

### Old Name

VERILOG\_VH\_FILE

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VERILOG_INCLUDE_FILE <value>
```

## VERILOG\_OUTPUT\_FILE

Associates a Verilog Output File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VERILOG_OUTPUT_FILE <value>
```

## VERILOG\_TEST\_BENCH\_FILE

Associates a Verilog HDL Test Bench File (.vt) with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VERILOG_TEST_BENCH_FILE <value>
```

## VER\_COMPATIBLE\_DB\_DIR

Specifies the directory to which version-compatible database files should be saved

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is not copied when you create a companion revision for HardCopy II devices.

### Syntax

```
set_global_assignment -name VER_COMPATIBLE_DB_DIR <value>
```

### Default Value

export\_db

## VHDL\_FILE

Associates a VHDL source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VHDL_FILE <value>
```

## VHDL\_OUTPUT\_FILE

Associates a VHDL Output File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VHDL_OUTPUT_FILE <value>
```



## VHDL\_TEST\_BENCH\_FILE

Associates a VHDL Test Bench File (.vht) with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VHDL_TEST_BENCH_FILE <value>
```

## VQM\_FILE

Associates a structural Verilog HDL source file with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VQM_FILE <value>
```

## ZIP\_VECTOR\_WAVEFORM\_FILE

Associates a Compressed Vector Waveform File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name ZIP_VECTOR_WAVEFORM_FILE <value>
```

## Retimer Assignments

### HYPER\_RETIMER\_ADD\_PIPELINING

Describes the maximum number of additional registers allowed to be inserted by Auto-Pipelining.

#### Type

Integer

#### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

#### INTEGER\_RANGE

0, 100

#### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

#### Syntax

```
set_instance_assignment -name HYPER_RETIMER_ADD_PIPELINING -to <to> -entity
<entity name> <value>
```

## HYPER\_RETIMER\_ADD\_PIPELINING\_GROUP

Describes the group name for Auto-Pipelining. Signals in the same group will always have the same number of pipelining stages inserted. Signals without a group assignment will be automatically assigned a group tied to its parent instance.

### Type

String

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HYPER_RETIMER_ADD_PIPELINING_GROUP <value>  
set_instance_assignment -name HYPER_RETIMER_ADD_PIPELINING_GROUP -to <to> -  
entity <entity name> <value>
```

## HYPER\_RETIMER\_ENABLE\_ADD\_PIPELINING

Turns on the Auto-Pipelining and Latency-Insensitive False Path feature. For Auto-Pipelining, use in conjunction with assignment \"Maximum Additional Pipelining\" and optionally \"Additional Pipelining Group\".

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HYPER_RETIMER_ENABLE_ADD_PIPELINING <value>
```

### Default Value

On

## HYPER\_RETIMER\_FAST\_FORWARD\_ADD\_PIPELINING\_MAX

Set the maximum number of additional pipeline stages that the Fast Forward Compilation flow may explore.

### Type

Integer

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX <value>  
set_instance_assignment -name HYPER_RETIMER_FAST_FORWARD_ADD_PIPELINING_MAX -to  
<to> -entity <entity name> <value>
```

### Default Value

-1

## HYPER\_RETIMER\_FAST\_FORWARD\_ASYNC\_CLEAR

Control how Fast Forward Compile handles registers with asynchronous clear signals.

### Type

Enumeration

### Values

- Auto
- Preserve

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HYPER_RETIMER_FAST_FORWARD_ASYNC_CLEAR <value>
set_instance_assignment -name HYPER_RETIMER_FAST_FORWARD_ASYNC_CLEAR -to <to> -
entity <entity name> <value>
```

### Default Value

Auto



## HYPER\_RETIMER\_FAST\_FORWARD\_DSP\_BLOCKS

Fast Forward Compile will analyze DSP blocks that are limiting performance and assume that they can be fully registered.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS <value>  
set_instance_assignment -name HYPER_RETIMER_FAST_FORWARD_DSP_BLOCKS -to <to> -  
entity <entity name> <value>
```

### Default Value

On

## HYPER\_RETIMER\_FAST\_FORWARD\_RAM\_BLOCKS

Fast Forward Compile will analyze RAM blocks that are limiting performance and assume that they can be fully registered.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS <value>
set_instance_assignment -name HYPER_RETIMER_FAST_FORWARD_RAM_BLOCKS -to <to> -
entity <entity name> <value>
```

### Default Value

On

## HYPER\_RETIMER\_FAST\_FORWARD\_USER\_PRESERVE\_RESTRICTION

Controls how Fast Forward Compile handles restrictions due to user-preserve directives.

### Type

Enumeration

### Values

- Auto
- Preserve

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION  
<value>  
set_instance_assignment -name  
HYPER_RETIMER_FAST_FORWARD_USER_PRESERVE_RESTRICTION -to <to> -entity <entity  
name> <value>
```

### Default Value

Auto

## Retimer Fast Forward Assignments

### CRITICAL\_CHAIN\_VIEWER

Enable Critical Chain visualization in the Fast Forward Timing Closure Recommendations report

#### Type

Boolean

#### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

#### Notes

This assignment is included in the Fitter report.

#### Syntax

```
set_global_assignment -name CRITICAL_CHAIN_VIEWER <value>
```

#### Default Value

On

## FLOW\_ENABLE\_HYPER\_RETIMER\_FAST\_FORWARD

Allows you to turn on or turn off Fast Forward analysis during compilation.

### Old Name

HYPER\_RETIMER\_FAST\_FORWARD

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name FLOW_ENABLE_HYPER_RETIMER_FAST_FORWARD <value>
```

## HYPER\_RETIMER\_FAST\_FORWARD\_CUT\_ALL\_CLOCK\_TRANSFERS

Cut all clock transfers in Fast Forward Compilation flow.

### Type

Boolean

### Device Support

- Stratix 10

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HYPER_RETIMER_FAST_FORWARD_CUT_ALL_CLOCK_TRANSFERS
<value>
```

### Default Value

On

## HYPER\_RETIMER\_FAST\_FORWARD\_ON\_HIERARCHY

Enables you to run or ignore Fast Forward analysis on specific instances of a design. Partitions are suggested on instances targeted by this feature to prevent optimizations across boundaries. If using without boundaries this feature will provide a best effort suggestion with potential cross-hierarchy optimizations.

### Type

Boolean

### Device Support

- Agilex 3
- Intel Agilex 5
- Intel Agilex 7
- Stratix 10

### Notes

This assignment supports wildcards.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name HYPER_RETIMER_FAST_FORWARD_ON_HIERARCHY <value>  
set_instance_assignment -name HYPER_RETIMER_FAST_FORWARD_ON_HIERARCHY -to <to> -  
entity <entity name> <value>
```

## Signal Probe Assignments

### CONNECT\_SIGNALPROBE\_PIN

Declare the connection of a user hierarchy-path to a Signal Probe created pin.

#### Type

String

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Notes

The value of this assignment is case sensitive.

#### Syntax

```
set_instance_assignment -name CONNECT_SIGNALPROBE_PIN -to <to> <value>
```



## CREATE\_SIGNALPROBE\_PIN

Declare the name of a top-level output to be created by Quartus for Signal Probe.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name CREATE_SIGNALPROBE_PIN <value>
```

## Signal Tap Assignments

### CREATE\_PARTITION\_BOUNDARY\_PORTS

Creates boundary ports on ancestor partition(s) by the specified name

#### Type

String

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Notes

The value of this assignment is case sensitive.

#### Syntax

```
set_instance_assignment -name CREATE_PARTITION_BOUNDARY_PORTS -to <to> <value>
```

## ENABLE\_LOGIC\_ANALYZER\_INTERFACE

Enables Logic Analyzer Interface for compilation

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_LOGIC_ANALYZER_INTERFACE <value>
```

## ENABLE\_SIGNALTAP

Enables the Signal Tap Logic Analyzer for compilation

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name ENABLE_SIGNALTAP <value>
```

## PRESERVE\_FOR\_DEBUG

Preserves a signal for debug, will have no effect unless PRESERVE\_FOR\_DEBUG\_ENABLE is set to ON for the project or entity containing the signal.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name PRESERVE_FOR_DEBUG -entity <entity name> <value>  
set_instance_assignment -name PRESERVE_FOR_DEBUG -to <to> -entity <entity name>  
<value>
```

### Example

```
set_instance_assignment -name preserve_for_debug on -to foo
```

## PRESERVE\_FOR\_DEBUG\_ENABLE

Tells the compiler to keep all signals marked as PRESERVE\_FOR\_DEBUG either project wide or within the specified entity.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports Fitter wildcards.

This assignment is included in the Analysis & Synthesis report.

This assignment supports synthesis wildcards.

### Syntax

```
set_global_assignment -name PRESERVE_FOR_DEBUG_ENABLE <value>
set_global_assignment -name PRESERVE_FOR_DEBUG_ENABLE -entity <entity name>
<value>
set_instance_assignment -name PRESERVE_FOR_DEBUG_ENABLE -to <to> -entity <entity
name> <value>
```

### Default Value

Off

### Example

```
set_global_assignment -name preserve_for_debug_enable on
set_instance_assignment -name preserve_for_debug_enable on -to foo
```

## STP\_FILE

Associates a Signal Tap Logic Analyzer File with this project.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name STP_FILE <value>
```

## USE\_LOGIC\_ANALYZER\_INTERFACE\_FILE

Specifies the Logic Analyzer Interface File to be used for compilation.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_LOGIC_ANALYZER_INTERFACE_FILE <value>
```



## USE\_SIGNALTAP\_FILE

Specifies the Signal Tap Logic Analyzer File to be used for compilation.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

This assignment is included in the Fitter report.

### Syntax

```
set_global_assignment -name USE_SIGNALTAP_FILE <value>
```

## Simulator Assignments

### ACTION

Specifies the breakpoint's action when triggered.

#### Type

Enumeration

#### Values

- Give Error
- Give Info
- Give Warning
- Stop

#### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

#### Syntax

```
set_global_assignment -name ACTION -section_id <section identifier> <value>
```

## ADD\_DEFAULT\_PINS\_TO\_SIMULATION\_OUTPUT\_WAVEFORMS

Adds output pins to the simulation vector output waveforms automatically.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name ADD_DEFAULT_PINS_TO_SIMULATION_OUTPUT_WAVEFORMS  
<value>
```

### Default Value

On

## ADD\_TO\_SIMULATION\_OUTPUT\_WAVEFORMS

Adds the signal to the list of signals for which output waveforms are shown in the simulation report. This option makes a node observable during simulation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name ADD_TO_SIMULATION_OUTPUT_WAVEFORMS -to <to> -
entity <entity name> <value>
```

## ALIAS

Specifies an alias for the full hierarchical name of the node.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name ALIAS -to <to> -entity <entity name> <value>
```

## AUTO\_USE\_SIMULATION\_PDB\_NETLIST

Automatically saves/loads simulation netlist to/from external file

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name AUTO_USE_SIMULATION_PDB_NETLIST <value>
```

### Default Value

Off

## BREAKPOINT\_STATE

Specifies the state of a breakpoint as either enabled or disabled.

### Type

Enumeration

### Values

- Disabled
- Enabled

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name BREAKPOINT_STATE -section_id <section identifier>  
<value>
```

## CHECK\_OUTPUTS

Checks expected outputs vs. actual outputs in the simulation report.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name CHECK_OUTPUTS <value>
```

### Default Value

Off



## END\_TIME

Specifies the end time for simulation.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name END_TIME <value>
```

## EXTERNAL\_PIN\_CONNECTION

Specifies an external pin connection between an output pin and an input pin. This option is used during simulations only.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_instance_assignment -name EXTERNAL_PIN_CONNECTION -to <to> -entity <entity name> <value>
```

## GLITCH\_DETECTION

Monitors the design for user-defined glitches (spikes).

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GLITCH_DETECTION <value>
```

### Default Value

Off

## GLITCH\_INTERVAL

Allows you to detect glitches and specify the time interval that defines a glitch. If two logic level transitions occur in a period shorter than the specified time period, the resulting glitch is detected and reported in the Processing tab of the Messages window.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name GLITCH_INTERVAL <value>
```

### Default Value

1ns

## IMMEDIATE\_ASSERTION\_FAIL\_ACTION

Specifies the immediate assertion's action when the assertion fails.

### Type

Enumeration

### Values

- Give Error
- Give Info
- Give Warning
- Stop

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name IMMEDIATE_ASSERTION_FAIL_ACTION -section_id <section identifier> <value>
```

## IMMEDIATE\_ASSERTION\_FAIL\_MESSAGE

Specifies the immediate assertion's message when the assertion fails.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IMMEDIATE_ASSERTION_FAIL_MESSAGE -section_id
<section identifier> <value>
```

## IMMEDIATE\_ASSERTION\_PASS\_MESSAGE

Specifies the immediate assertion's message when the assertion passes.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IMMEDIATE_ASSERTION_PASS_MESSAGE -section_id  
<section identifier> <value>
```

## IMMEDIATE\_ASSERTION\_STATE

Specifies the state of an immediate assertion as either enabled or disabled.

### Type

Enumeration

### Values

- Disabled
- Enabled

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name IMMEDIATE_ASSERTION_STATE -section_id <section
identifier> <value>
```



## IMMEDIATE\_ASSERTION\_TEST\_CONDITION

Specifies the immediate assertion's test condition.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name IMMEDIATE_ASSERTION_TEST_CONDITION -section_id  
<section identifier> <value>
```

## INCREMENTAL\_VECTOR\_INPUT\_SOURCE

Specifies the source of input vectors to be used for simulation.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name INCREMENTAL_VECTOR_INPUT_SOURCE <value>
```

## PASSIVE\_RESISTOR

Specifies whether an output or bidirectional pin has a pull-up or pull-down resistor. This option is used in functional simulations only.

### Type

Enumeration

### Values

- Pull-down
- Pull-up

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name PASSIVE_RESISTOR -to <to> -entity <entity name>  
<value>
```

## SETUP\_HOLD\_DETECTION

Detects setup and hold time violations.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name SETUP_HOLD_DETECTION <value>
```

### Default Value

Off

## SETUP\_HOLD\_DETECTION\_INPUT\_REGISTERS\_BIDIR\_PINS\_DISABLED

Disables setup and hold time violations detection in input registers of bi-directional pins.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name  
SETUP_HOLD_DETECTION_INPUT_REGISTERS_BIDIR_PINS_DISABLED <value>
```

### Default Value

Off

## SETUP\_HOLD\_TIME\_VIOLATION\_DETECTION

Enables setup and hold time violation detection during simulation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name SETUP_HOLD_TIME_VIOLATION_DETECTION -to <to> -
entity <entity name> <value>
```

## SIMULATION\_BUS\_CHANNEL\_GROUPING

Automatically groups bus channels in the output waveforms which are shown in the simulation report.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_BUS_CHANNEL_GROUPING <value>
```

### Default Value

Off



## SIMULATION\_COMPARE\_SIGNAL

Specifies the signal to be compared in a waveform comparison.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name SIMULATION_COMPARE_SIGNAL -to <to> -entity <entity name> <value>
```



## SIMULATION\_COMPLETE\_COVERAGE\_REPORT\_PANEL

Display report on output ports that toggle between 1 and 0 during simulation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_COMPLETE_COVERAGE_REPORT_PANEL <value>
```

### Default Value

On

## SIMULATION\_COVERAGE

Reports 'coverage,' that is, the ratio of output ports that toggle between 1 and 0 during simulation, compared to the total number of output ports present in the netlist, expressed as a percentage.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_COVERAGE <value>
```

### Default Value

On

## SIMULATION\_DEFAULT\_VECTOR\_COMPARE\_TOLERANCE

Specifies the default comparison timing tolerance to be used in a waveform comparison.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_DEFAULT_VECTOR_COMPARE_TOLERANCE <value>
```

## SIMULATION\_MISSING\_0\_VALUE\_COVERAGE\_REPORT\_PANEL

Display report on output ports that do not toggle to 0 during simulation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_MISSING_0_VALUE_COVERAGE_REPORT_PANEL
<value>
```

### Default Value

On

## SIMULATION\_MISSING\_1\_VALUE\_COVERAGE\_REPORT\_PANEL

Display report on output ports that do not toggle to 1 during simulation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_MISSING_1_VALUE_COVERAGE_REPORT_PANEL  
<value>
```

### Default Value

On

## SIMULATION\_MODE

Specifies the type of simulation to perform for the current Simulation focus.

### Type

Enumeration

### Values

- Functional
- Timing
- Timing using Fast Timing Model

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name SIMULATION_MODE <value>
```

### Default Value

TIMING

## SIMULATION\_NETLIST\_VIEWER

Enables the Simulation Netlist Viewer.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_NETLIST_VIEWER <value>
```

### Default Value

Off

## SIMULATION\_SIGNAL\_COMPARE\_TOLERANCE

Specifies the comparison timing tolerance to be used for each signal in a waveform comparison.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name SIMULATION_SIGNAL_COMPARE_TOLERANCE -to <to> -
entity <entity name> <value>
```



## SIMULATION\_VDB\_RESULT\_FLUSH

Flushes signal transitions from memory to disk for memory optimization

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

None

### Syntax

```
set_global_assignment -name SIMULATION_VDB_RESULT_FLUSH <value>
```

### Default Value

On

## SIMULATION\_VECTOR\_COMPARE\_BEGIN\_TIME

Specifies the begin time at which waveform comparison on simulation results should start.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_BEGIN_TIME <value>
```

## SIMULATION\_VECTOR\_COMPARE\_END\_TIME

Specifies the end time at which waveform comparison on simulation results should stop.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_END_TIME <value>
```

## SIMULATION\_VECTOR\_COMPARE\_RULE\_FOR\_0

Specifies vector values that match with expected strong low value (0) in the waveform file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_RULE_FOR_0 <value>
```

## SIMULATION\_VECTOR\_COMPARE\_RULE\_FOR\_1

Specifies vector values that match with expected strong high value (1) in the waveform file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_RULE_FOR_1 <value>
```

## SIMULATION\_VECTOR\_COMPARE\_RULE\_FOR\_DC

Specifies vector values that match with expected don't care value (DC) in the waveform file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_RULE_FOR_DC <value>
```

## SIMULATION\_VECTOR\_COMPARE\_RULE\_FOR\_H

Specifies vector values that match with expected weak high value (H) in the waveform file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_RULE_FOR_H <value>
```

## SIMULATION\_VECTOR\_COMPARE\_RULE\_FOR\_L

Specifies vector values that match with expected weak low value (L) in the waveform file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_RULE_FOR_L <value>
```



## SIMULATION\_VECTOR\_COMPARE\_RULE\_FOR\_U

Specifies vector values that match with expected uninitialized value (U) in the waveform file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_RULE_FOR_U <value>
```

## SIMULATION\_VECTOR\_COMPARE\_RULE\_FOR\_W

Specifies vector values that match with expected weak unknown value (W) in the waveform file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_RULE_FOR_W <value>
```

## SIMULATION\_VECTOR\_COMPARE\_RULE\_FOR\_X

Specifies vector values that match with expected unknown value (X) in the waveform file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_RULE_FOR_X <value>
```

## SIMULATION\_VECTOR\_COMPARE\_RULE\_FOR\_Z

Specifies vector values that match with expected high impedance value (Z) in the waveform file

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIMULATION_VECTOR_COMPARE_RULE_FOR_Z <value>
```

## SIM\_BEHAVIOR\_SIMULATION

Perform QUASAR Behavior simulation to simulate a verilog design

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIM_BEHAVIOR_SIMULATION <value>
```

## SIM\_COMPILE\_HDL\_FILES

Collect a list of HDL files for compilation in QUASAR

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIM_COMPILE_HDL_FILES <value>
```

## SIM\_HDL\_TOP\_MODULE\_NAME

Top level module name provided from user to determine starting point of simulation

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIM_HDL_TOP_MODULE_NAME <value>
```

## SIM\_OVERWRITE\_WAVEFORM\_INPUTS

Overwrite simulation input file with simulation results.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIM_OVERWRITE_WAVEFORM_INPUTS <value>
```



## SIM\_TAP\_REGISTER\_D\_Q\_PORTS

Adds the D and Q ports of a register node to the list of signals for which output waveforms are shown in the simulation report. This option makes the D and Q ports of a register node observable during Functional Simulation.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name SIM_TAP_REGISTER_D_Q_PORTS -to <to> -entity  
<entity name> <value>
```

## SIM\_VECTOR\_COMPARED\_CLOCK\_DUTY\_CYCLE

Specifies the duty cycle of compared clock used to trigger waveform comparison.

### Type

Integer

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIM_VECTOR_COMPARED_CLOCK_DUTY_CYCLE -section_id
<section identifier> <value>
```

### Default Value

50, requires section identifier

## SIM\_VECTOR\_COMPARED\_CLOCK\_OFFSET

Specifies the offset of compared clock used to trigger waveform comparison.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIM_VECTOR_COMPARED_CLOCK_OFFSET -section_id  
<section identifier> <value>
```

### Default Value

0ns, requires section identifier

## SIM\_VECTOR\_COMPARED\_CLOCK\_PERIOD

Specifies the period of compared clock used to trigger waveform comparison.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name SIM_VECTOR_COMPARED_CLOCK_PERIOD -section_id  
<section identifier> <value>
```

## START\_TIME

Specifies the start time for simulation.

### Type

Time

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name START_TIME <value>
```

### Default Value

0ns

## TRIGGER\_EQUATION

Specifies the breakpoint's trigger equation.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name TRIGGER_EQUATION -section_id <section identifier>
<value>
```

## TRIGGER\_VECTOR\_COMPARE\_ON\_SIGNAL

Trigger vector comparison with the specified signal.

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_instance_assignment -name TRIGGER_VECTOR_COMPARE_ON_SIGNAL -to <to> -entity  
<entity name> <value>
```

## USER\_MESSAGE

Specifies the breakpoint's message when triggered.

### Type

String

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name USER_MESSAGE -section_id <section identifier> <value>
```



## VECTOR\_COMPARE\_TRIGGER\_MODE

Specifies the comparison mode to trigger vector comparison.

### Type

Enumeration

### Values

- ALL\_EDGE
- INPUT\_EDGE
- SELECTED\_EDGE

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name VECTOR_COMPARE_TRIGGER_MODE <value>
```

### Default Value

INPUT\_EDGE

## VECTOR\_INPUT\_SOURCE

Specifies the source of input vectors to be used for simulation.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VECTOR_INPUT_SOURCE <value>
```

## VECTOR\_OUTPUT\_DESTINATION

Specifies the output vector file for the current simulation.

### Type

File name

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

The value of this assignment is case sensitive.

### Syntax

```
set_global_assignment -name VECTOR_OUTPUT_DESTINATION <value>
```

## VECTOR\_OUTPUT\_FORMAT

Specifies the format of simulation results.

### Type

Enumeration

### Values

- CVWF
- VCD
- VWF

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Syntax

```
set_global_assignment -name VECTOR_OUTPUT_FORMAT <value>
```

## X\_ON\_VIOLATION\_OPTION

Gives user the option to see 'X' or valid data at the output of registers in the event of a timing violation during simulation..

### Type

Boolean

### Device Support

- This setting can be used in projects targeting any Intel FPGA device family.

### Notes

This assignment supports wildcards.

### Syntax

```
set_instance_assignment -name X_ON_VIOLATION_OPTION -to <to> -entity <entity  
name> <value>
```

