




mosaic Hardware Manual

Version 1.11.0



mosaic Hardware Manual

Version 1.11.0

July 18, 2025

© Copyright 2000-2025 Septentrio nv/sa. All rights reserved.

Septentrio
Greenhill Campus, Interleuvenlaan 15i
3001 Leuven, Belgium

<http://www.septentrio.com>

Phone: +32 16 300 800



@Septentrio



<https://www.linkedin.com/company/septentrio>



<https://github.com/septentrio-gnss/>



<https://www.youtube.com/@SeptentrioGNSS>

1 Table of contents

1	TABLE OF CONTENTS.....	3
2	DOCUMENT CHANGE LOG	7
3	MOSAIC GNSS MODULE	9
3.1	Overview.....	9
3.2	Mechanical	11
3.3	Absolute Maximum Ratings.....	11
3.4	Electrical Characteristics in Operational Conditions.....	12
3.4.1	Power Supply	12
3.4.2	I/O	12
3.5	Power Consumption.....	13
3.6	Environmental	13
4	PINOUT AND I/O DESCRIPTION.....	14
4.1	Power Supply	15
4.2	Antenna(s).....	15
4.2.1	Main Antenna.....	15
4.2.2	Auxiliary Antenna	16
4.2.3	Typical Application.....	17
4.3	COM Ports.....	18
4.3.1	Typical Application.....	18
4.4	USB Device Interface.....	19
4.4.1	Typical Application.....	19
4.5	Ethernet.....	20
4.5.1	Typical Application.....	20
4.6	SD Memory Card	21
4.6.1	Typical Application.....	21
4.6.2	Data Logging	22
4.7	Clock Frequency Reference.....	22
4.7.1	Using the Internal TCXO	23
4.7.2	Using an External Frequency Reference	23
4.8	Event Inputs	24

4.9	TimeSync	25
4.10	PPS output.....	25
4.11	General Purpose Output (GPx)	26
4.12	LEDs.....	26
4.13	Standby.....	27
4.14	RTC.....	28
5	MOSAIC INTEGRATION	30
5.1	Minimal Design	30
5.1.1	Single-Antenna Modules	31
5.1.2	Dual-Antenna Modules	32
5.2	Electrical Recommendations	32
5.3	Decoupling.....	33
5.4	Power States	33
5.5	Layout Recommendations	34
5.5.1	Coplanarity	34
5.5.2	Power.....	34
5.5.3	Antenna Inputs	34
5.5.4	Avoiding Self-Interference.....	35
6	PRODUCT HANDLING.....	36
6.1	ESD Precautions.....	36
6.2	CE and FCC Notices.....	36
6.3	ROHS/WEEE NOTICE.....	36
6.4	Packaging	37
6.4.1	Blister Tray.....	37
6.4.2	JEDEC Tray	39
6.5	Storage.....	41
6.5.1	Note for Small Quantities	41
6.6	Sticker and Identification.....	41
6.7	Soldering.....	42
6.7.1	Solder Mask.....	42
6.7.2	Reflow	42
6.7.3	Cleaning.....	43
6.7.4	Conformal Coating	44

7	DEVELOPMENT KIT	45
7.1	Header Types	45
7.2	Powering the DevKit	45
7.3	Antenna Connectors	46
7.4	LEDs and General-Purpose Output Pins	47
7.5	COM Ports.....	48
7.6	PPS Out and Event Inputs.....	49
7.7	Ethernet.....	49
7.8	USB Dev.....	49
7.9	USB Host	49
7.10	REF IN	50
7.11	Buttons	50
7.12	SD Card Socket	50
8	EVALUATION KIT: MOSAIC-GO VERSION 1	51
8.1	Interfaces	51
8.1.1	USB.....	51
8.1.2	RSV USB	51
8.1.3	RF_IN1 and RF_IN2.....	51
8.1.4	TF Card.....	52
8.1.5	6-pin Connector	52
8.1.6	4-pin Connector	52
8.2	Accessories.....	52
8.2.1	6-pin COM1 Open-Ended Cable	53
8.2.2	4-pin COM2 Open-Ended Cable	53
8.3	LEDs.....	53
8.4	Powering the mosaic-go	53
8.5	CE Regulatory Notice	54
8.6	FCC Regulatory Notice	54
9	EVALUATION KIT: MOSAIC-GO VERSION 2	55
9.1	Dimensions.....	56
9.2	Connectors	56

9.2.1	USB.....	56
9.2.2	MAIN and AUX.....	56
9.2.3	SD Card	57
9.2.4	6-pin JST-GH Connector.....	57
9.2.5	10-pin 100-mil Socket.....	57
9.3	LEDs.....	58
9.4	Powering the mosaic-go	58
9.5	Accessories.....	58
9.5.1	6-pin COM1 Open-Ended Cable	59
9.6	CE Regulatory Notice	59
9.7	FCC Regulatory Notice	59
APPENDIX A	LED STATUS INDICATORS	60
APPENDIX B	SYSTEM NOISE FIGURE AND C/N0	62
APPENDIX C	MOSAIC-H RF GAIN ADJUSTMENT.....	63
APPENDIX D	MOSAIC-BASED DISCIPLINED CLOCK.....	65
APPENDIX E	FREQUENCY REFERENCE DETECTION	67
APPENDIX F	EMC CONSIDERATIONS	68
APPENDIX G	PAD LIST	71

2 Document Change Log


Version	Release Date	Main Changes
1.1.0	Oct 2019	First published version
1.2.0	Jun 2020	Extended the description of the standby mode; Added description of the MODULE_RDY pin; Added power state diagram; Extended and clarified the “Product Handling” section
1.3.0	Jul 2020	Added a note that the RTC_XTALI pin must be tied to ground
1.4.0	Dec 2020	Added description of the dual-antenna mosaic-H; Added complete pad list in appendix
1.5.0	Sep 2021	Added frequency plan in the “Overview” section; Added description of the mosaic-go evaluation kit; Added “mosaic-H RF Gain Adjustment” appendix
1.6.0	Mar 2022	Added documentation of the GPLED2 pin (pin #M3); Added mosaic-CLAS frequency plan
1.7.0	Sep 2022	Extended and clarified the “Product Handling” section (packaging, storage and soldering recommendations)
1.8.0	May 30, 2023	Added dimension tolerances in the “Mechanical” section; Removed references to the deprecated mosaic-Sx model; Updated frequency plan to include the Galileo E6 band in mosaic-X5 and mosaic-T, and to add L-Band support to mosaic-T; Clarified the TimeSync feature; Added an example architecture for a 10-MHz disciplined clock based on mosaic; Added an example of an external 10-MHz detection circuit.
1.9.0	May 2024	Fixed inconsistencies in the naming of the RMII_TXD0 and RMII_TXD1 pins. Made changes to reflect that using an external frequency reference is also possible for mosaic-X5 (previously, it was limited to mosaic-T). Section 4.7.2: added requirements for external frequency reference. Section 6.7.2: increased the recommended stencil thickness to 0.150mm.
1.10.0	March 2025	In section 5.1.2, fixed inconsistency in the capacitor value in the dual-antenna biasing circuit. The recommended capacitor value is 100pF. Added sections 6.7.3 and 6.7.4 on cleaning and conformal coating. Added description of the DIFFCORLED behaviour when receiving corrections from the L-band (see Appendix A). In section 6.4.2, added description of the JEDEC tray packaging

1.11.0	July 2025	Added chapter 9 to describe the second version of the mosaic-go evaluation kit.
---------------	-----------	---

3 mosaic GNSS Module

3.1 Overview

Septentrio's mosaic modules are low-power multi-band multi-constellation GNSS receiver packaged in a 31x31mm LGA module. The internal block diagram is shown below.



The module operates from a single 3V3 power supply (VDD_3V3).

The ANT_1 input pad receives the RF signal from the main antenna. On dual-antenna modules (mosaic-H), a second antenna input is available (ANT_2) for the auxiliary antenna. A 3V to 5.5V DC voltage can be applied to the main antenna from the VANT pin, obviating the need for an external antenna supply. The internal bias control circuit detects overcurrent conditions (>150mA) and protects the module in case of short circuit. See section 4.2.

The module can use its internal TCXO as frequency reference, but also optionally accepts an external frequency reference on the REF_I pin. See section 4.7.

Two event timer pins and a PPS output are available (1.8V LVTTTL). See section 4.8.

The module features a rich set of communication interfaces:


- Four serial ports (3.3V LVTTTL), three of them with hardware flow control. See section 4.3.
- USB. See section 4.4.

- Ethernet (the PHY is external to the module). See section 4.5.
- SDCard interface for logging to an external SD card. See section 4.6.
- GPIO and LEDs output. See section 4.11.

The table below summarizes the main differences between the mosaic models in terms of hardware features. The frequency bands in blue are supported.

mosaic model	#Ants	Time & Freq sync	Supported Frequency Bands per Antenna
mosaic-X5	1	Yes	
mosaic-T	1	Yes	
mosaic-CLAS	1	No	
mosaic-H	2	No	mosaic-H can be configured in two different band plans, applicable to both antennas: mosaic-H Band Plan #1:  mosaic-H Band Plan #2:  By default, mosaic-H operates in band plan #1, with the E5b/B2b/B2I band enabled. Band plan #2, with B3 enabled instead of E5b/B2b/B2I, is selected when the BDSB3I signal is enabled with the setSignalTracking user command.

3.2 Mechanical



All dimensions in millimeters.

Tolerance:

- PCB dimension: 31x31mm +/- 0.15mm
- Total height: 4.17mm +/- 0.3mm

Weight = 6.8g

LGA Details	Specification
Land pitch	1.27 mm
Land diameter	0.6 mm
Pin 1 mark	Bottom: the A1 pad is missing Top: A1 marked by the hole in the shield
Land plating	Nickle/Gold
Array	23 x 23, three outer rows
Number of terminals	239

3.3 Absolute Maximum Ratings

The following conditions should never be exceeded, even momentarily, as it may cause permanent damage to the module.

Parameter	Comment	Min	Max	Units
VDD_3V3 voltage	See 4.1	-0.3	3.6	V
VDD_BAT voltage	See 4.13	-0.3	3.6	V
VANT voltage	See 4.2	-0.3	5.5	V
3V3_LVTTL input pin voltage		-0.3	VDD_3V3+0.3	V

EVENT input voltage	See 4.8	-0.3	1V8_OUT+0.3	V
RF input power at ANT_1	See 4.2		20	dBm
RF input power at ANT_2	See 4.2		10	dBm
REF_I level	See 4.7		1.7	Vp-p
Output pins drive current			10	mA
Storage temperature		-55	+85	°C
Operational temperature		-40	+85	°C

3.4 Electrical Characteristics in Operational Conditions

3.4.1 Power Supply

Parameter	Comment	Min	Typ	Max	Units
VDD_3V3 voltage	See 4.1	3.135	3.3	3.465	V
VDD_BAT voltage	See 4.13	3.135	3.3	3.465	V
VANT voltage	See 4.2	3.0	3.3	5.5	V
USB_VBUS1 voltage	See 4.4	4.4	5.0	5.5	V
1V8_OUT output voltage		1.764	1.8	1.836	V
2V8_OUT output voltage		2.744	2.8	2.856	V
VDD_3V3 current		160	210	500	mA
VDD_BAT input current			0.03	1	mA
USB_VBUS1 input current	See 4.4		10	50	mA
1V8_OUT output current				120	mA
2V8_OUT output current				100	mA
VANT input current				150	mA

3.4.2 I/O

Parameter	Comment	Min	Typ	Max	Units
VIH, 1.8V inputs		0.7*1V8_OUT			V
VIL, 1.8V inputs				0.3*1V8_OUT	V
Input capacitance 1.8V inputs			2.0		pF
Pull-down, 1.8V inputs		80	210	515	kOhm
VOH, 1.8V outputs	7.2 mA	0.75*1V8_OUT			V
VOL, 1.8V outputs	7.2 mA			0.4	V
VIH, 3.3V inputs		0.7*VDD_3V3		VDD_3V3	V
VIL, 3.3V inputs		0		0.3*VDD_3V3	V
Pull-up, 3.3V inputs	Except nRST_IN	68	100	150	kOhm
Pull-up, nRST_IN		9.6	9.8	10	kOhm
VOH, 3.3V outputs	1 mA	VDD_3V3-0.15			V
VIL, 3.3V outputs	1 mA			0.15	V
REF_I input level		0.5		1.7	Vp-p
REF_I input capacitance			8		pF
REF_I input frequency			10		MHz
REF_O output level	See 4.7.1		1.2		Vp-p

3.5 Power Consumption

The module is powered through the VDD_3V3 pins, see section 4.1.

The power consumption depends on the set of GNSS signals enabled and on the positioning mode. The following tables list the average power consumption for some configurations, while tracking all satellites in view from an open sky, and with the module at room temperature. The current is applicable to a supply voltage of 3.3V.

Single-Antenna Modules

GNSS Signals	Positioning Mode	Power (mW)	Current (mA)
GPS L1 C/A	Stand-Alone (1Hz)	550	167
GPS L1/L2	RTK (1Hz)	670	203
GPS/GLONASS L1/L2	RTK (1Hz)	695	211
GPS/GLONASS L1/L2+GALILEO L1/E5a +BeiDou B1C/B2a (phase 3)	RTK (1Hz)	850	258
GPS/GLONASS L1/L2+GALILEO L1/E5a +BeiDou B1C/B2a (phase 3)	RTK (100 Hz)	930	282
GPS/GLONASS L1/L2 + L-band	PPP (1Hz)	760	230
All signals from all GNSS constellations	Static (1Hz)	910	276
All signals from all GNSS constellations +L-band	Static(1Hz)	980	297
All signals from all GNSS constellations +L-band	Static (100Hz)	1080	327

Dual-Antenna Modules

GNSS Signals	Positioning Mode	Power (mW)	Current (mA)
GPS L1 C/A	RTK+heading (10Hz)	680	206
GPS L1/L2	RTK G +heading (10Hz)	900	273
All signals from all GNSS constellations	RTK+heading (10Hz)	1060	321

Enabling wideband interference mitigation with the **setWBIMitigation** command adds 70 mW.

Note that the currents given in the above tables are average values. To account for peak currents, the minimum power supply drive capability should be 500 mA.

3.6 Environmental

Operational: -40 to +85 °C

Storage: -55 to +85 °C

4 Pinout and I/O Description

The module provides 239 LGA pads, configured as follows.

	23	22	21	20	19	18	17	16	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
AC	GND	GND	GND	WRT_3	GND	GND	WRT_1	WRT_2	GND	VTUNE	GND	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	PPNC	EVENTB	EVENTA	Reserved_NC	TVR_Out	GND	Reserved_NC	Reserved_NC
AB	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	GND	Reserved_GND	GND	GND	GND	GND	GND	WRT_239
AA	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	GND	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	WRT	Reserved_NC	WRT_CLK	WRT_CLK
Y	GND	GND	GND																		Reserved_NC	GND	WRT_240
W	GND	GND	GND																		Reserved_NC	WRTD	Reserved_NC
V	WRT_3	GND	GND																		Reserved_NC	WRTD	Reserved_NC
U	GND	GND	GND																		Reserved_NC	GND	Reserved_NC
T	GND	GND	GND																		Reserved_NC	WRTD	Reserved_NC
R	WRT	GND	GND																		GND	WRTD	Reserved_NC
P	WRT	GND	GND																		GND	GND	GND
N	TVR_Out	GND	GND																		Reserved_NC	WRTD	CTD
M	TVR_H	GND	GND																		WRTD	WRTD	WRTD
L	GND	GND	GND																		WRTD	WRTD	WRTD
K	GND	GND	GND																		LOG BUTTON	GND	WRTD
J	GND	GND	GND																		Reserved_NC	WRTD	CTD
H	GND	GND	GND																		Reserved_NC	WRTD	WRTD
G	GND	Reserved_NC	GND																		Reserved_NC	GND	WRTD
F	GND	GND	GND																		Reserved_NC	WRTD	WRTD
E	GND	GND	GND																		WRTD	GND	CTD
D	GND	GND	GND																		WRTD	GND	WRTD
C	GND	Reserved_NC	Reserved_NC	VDD_WV	VDD_WV	VDD_WV	GND	GND	GND	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	GND	Reserved_NC	Reserved_NC	GND	Reserved_NC	Reserved_NC	WRTD
B	Reserved_NC	Reserved_NC	GND	VDD_WV	VDD_WV	VDD_WV	GND	WRTD	Reserved_NC	Reserved_NC	GND	Reserved_NC	Reserved_NC	Reserved_NC	Reserved_NC	VDD_WV	GND	GND	GND	GND	Reserved_NC	LOG_BUTTON	WRTD
A	GND	GND	GND	VDD_WV	VDD_WV	VDD_WV	GND	GND	GND	WRTD	Reserved_NC	MODULE_RDI	WRTD	WRTD	Reserved_NC	LOG_BUTTON	GND	WRTD	WRTD	GND	WRTD	WRTD	WRTD

The following sections describe all the non-reserved pads. Pads are grouped by functions. A complete pad list can be found in Appendix G.

Conventions:

- Pin Type: I=Input, O=Output, P=Power, Ctrl=Control, Clk=Reference clock
- PU: pulled up
- PD: pulled down
- K: keeper input type

4.1 Power Supply

The module is powered through the VDD_3V3 pins.

Pin Name	Type	Level	Description	Comment
VDD_3V3	P,I	3.3V +/-5%	Main power supply input	All VDD_3V3 pins must be tied together.
GND	Gnd	0	Ground	All GND pins must be connected to ground.
VDD_BAT	P,I	3.3V +/-5%	"Always-on" supply.	Must be tied to VDD_3V3 unless an external power switch is available. See section 4.13.
nRST_IN	Ctrl,PU	3V3_LVTTL	Reset input, active negative. Module is in reset when low. Short low pulses of less than 1 μ s are ignored.	Internally debounced, can be directly connected to a push-button.
MODULE_RDY	O	3V3_LVTTL	Level is high when module is operating, and low when in standby or reset.	Level becomes high about 300 milliseconds after powering / unresetting the module.
1V8_OUT	P,O	1.8V	1.8V output, see below	
SYNC	I	1V8_LVTTL	Reserved. Must always be connected to 1V8_OUT.	

Note that the 2V8_OUT and 2V8_IN pins are exclusively reserved to power the internal TCXO. See section 4.7.

The 1V8_OUT pin is a DC output (120mA max current) which can, for example, be used to power level-shifters for the 1V8_LVTTL signals (EVENT and PPS), see for example section 4.8.

The module can also control an external power switch, to enable standby mode. See section 4.13 for details.

See also the power state diagram in section 5.4.

4.2 Antenna(s)

4.2.1 Main Antenna

The main antenna (which is the only antenna on single-antenna modules) is directly connected to the ANT_1 pad. The ANT_1 input is ESD-protected in the module and carries a DC-voltage to power the antenna, avoiding the need for an external bias-tee. This DC-voltage is imposed to the module via the VANT pad.

In case of an overcurrent condition (e.g. short circuit in antenna cable), the module will first limit the current to about 150 mA and then switch off the antenna supply in about 10 ms. It will periodically retry to switch on the antenna supply until the overcurrent condition has disappeared.

Pin Name	Type	Level	Description	Comment
ANT_1	RF		RF input for main antenna	
VANT	P,I	3-5.5V	DC supply to the ANT_1 antenna. Max current 150mA. DC supply is turned off if overcurrent is detected. If those pads are not connected or if they are tied to GND, there is no DC voltage at the ANT_1 pad.	The two VANT pads should be tied together.

4.2.1.1 ANT_1 Electrical Specifications

DC bias	DC level provided with the VANT pad
Equivalent DC series impedance at the ANT_1 pin	2.5 Ohms typical, 3.0 Ohms max
Antenna current limit	150 mA
ANT_1 pre-amplification gain range ¹	Single-antenna modules: 15-50 dB (AGC gain: 15-50dB) Dual-antenna modules: 15-35dB (AGC gain: 30-50dB)
ANT_1 receiver noise figure ² (NFr _x , see Appendix B)	8.5 dB with 15 dB net pre-amplification 18 dB with 25 dB net pre-amplification 26 dB with 35 dB net pre-amplification 35 dB with 45 dB net pre-amplification
RF nominal input impedance	50 Ohms
VSWR	< 2:1 in all the supported frequency bands



Never inject an external DC voltage into the ANT_1 pad as it may damage the module. For instance, when using a splitter to distribute the antenna signal to several GNSS receivers, make sure that no more than one output of the splitter passes DC. Use DC-blocks otherwise.

4.2.2 Auxiliary Antenna

In dual-antenna modules, the auxiliary antenna is connected to the ANT_2 pad. In single-antenna modules, ANT_2 is not used and must be tied to ground.

Pin Name	Type	Level	Description	Comment
ANT_2	RF		RF input for auxiliary antenna	To be tied to ground in single-antenna modules

Contrary to the ANT_1 pad, ANT_2 is not ESD-protected and it carries no DC voltage. ESD protection and biasing must be performed externally. See section 4.2.3.2.

4.2.2.1 ANT_2 Electrical Specifications

DC bias	None, ANT_2 is AC-coupled
ANT_2 pre-amplification gain range ¹	15-35 dB (i.e. AGC gain: 30-50dB)
ANT_2 receiver noise figure (NFr _x , see Appendix B)	6 dB with 15 dB net pre-amplification 14.5 dB with 25 dB net pre-amplification 21 dB with 35 dB net pre-amplification
RF nominal input impedance	50 Ohms
VSWR	< 2:1 in all the supported frequency bands

¹ The pre-amplification gain is the total gain of the distribution network in front of the module. Typically, this equals antenna active LNA gain minus coax losses in the applicable GNSS bands. The pre-amplification gain can be computed from the AGC gain reported by the module in the `ReceiverStatus` SBF block and shown in the web interface or the RxControl GUI. The conversion formula from the reported AGC gain to the pre-amplification gain is:

$$\text{Pre-amp gain[dB]} = 65 - \text{AGCgain[dB]}$$


So, if the receiver reports an AGC gain of 30dB, the pre-amplification gain is 35dB.

² The listed noise figure is at room temperature. Add 2 dB for the noise figure at the worst temperature corner (85°C)

4.2.3 Typical Application

4.2.3.1 Single Antenna Modules


The ANT_1 input is DC-biased and ESD-protected, so that no external component is needed. Make sure to connect the ANT_2 pad to ground.



Refer to 5.5.3 for RF-routing recommendations.

4.2.3.2 Dual-Antenna Modules

The main antenna connects to ANT_1 and the auxiliary antenna to ANT_2. ANT_1 is DC-biased and ESD-protected, while ANT_2 is AC-coupled and unprotected. A recommended application circuit is shown below. With this circuit, the DC bias from the ANT_1 pad is shared between the two antennas. Note that the combined current drawn by both antennas must not exceed 150mA in that case.



Refer to 5.5.3 for RF-routing recommendations.



If the pre-amplification gain is higher than 35dB, it is recommended to put attenuators in the RF path. See Appendix C for instructions.



In addition, the ANT_1 and ANT_2 pre-amplification must not differ by more than 5dB. It is recommended to use the same antenna type for the main and auxiliary antennas, and, as much as possible, to use antenna cables of the same type and length. In case this is not possible, the strongest signal needs to be attenuated, as also described in Appendix C.

4.3 COM Ports

The module provides four serial COM ports. Three of them (COM1 to COM3) support RTS/CTS hardware flow control:

Pin Name	Type	Level	Description	Comment
TXD1	O	3V3_LVTTL	Serial COM1 transmit line (inactive state is high)	
RXD1	I, PU	3V3_LVTTL	Serial COM1 receive line (inactive state is high)	
RTS1	O	3V3_LVTTL	Serial COM1 RTS line.	The module drives this pin low when ready to receive data
CTS1	I, PU	3V3_LVTTL	Serial COM 1 CTS line.	Must be driven low when ready to receive data from the module.
TXD2	O	3V3_LVTTL	Serial COM2 transmit line (inactive state is high)	
RXD2	I, PU	3V3_LVTTL	Serial COM2 receive line (inactive state is high)	
RTS2	O	3V3_LVTTL	Serial COM2 RTS line.	The module drives this pin low when ready to receive data
CTS2	I, PU	3V3_LVTTL	Serial COM3 CTS line.	Must be driven low when ready to receive data from the module.
TXD3	O	3V3_LVTTL	Serial COM3 transmit line (inactive state is high)	
RXD3	I, PU	3V3_LVTTL	Serial COM3 receive line (inactive state is high)	
RTS3	O	3V3_LVTTL	Serial COM3 RTS line.	The module drives this pin low when ready to receive data
CTS3	I, PU	3V3_LVTTL	Serial COM3 CTS line.	Must be driven low when ready to receive data from the module.
TXD4	O	3V3_LVTTL	Serial COM4 transmit line (inactive state is high)	
RXD4	I, PU	3V3_LVTTL	Serial COM4 receive line (inactive state is high)	

Unused COM-port signals can be left floating. Flow control is disabled by default.

The COM port settings (baud rate, flow control, etc) are set with the **setCOMSettings** user command. The maximum baud rate is 4Mbits/s.




The LVTTL RXD and CTS inputs of the module shall not be driven while its VDD_3V3 input supply is not present.

4.3.1 Typical Application

An example of a circuit to convert the COM1 signals to RS232 level is shown below. In green, the signals to be connected to the mosaic pins. The RTS1 and CTS1 signals can be left unconnected if hardware flow control is not required.

It is recommended to use the same 3V3 source to supply the RS232 transceiver and the VDD_3V3 pins of the module, to ensure that the transceiver outputs are not driven when the module is not powered.



4.4 USB Device Interface


The following pins are used for accessing the module over USB in USB-device mode.

Pin Name	Type	Level	Description	Comment
USB_VBUS1	P,I	4.40V to 5.5V	USB VBUS input.  This pin cannot be used to power the module. Maximal current drawn by the module is 50 mA. Note: if USB is unused, this pin shall be left floating	This pin powers the integrated PHY of the USB interface.
USB_DEV_N	I/O	USB	USB data signal, negative	
USB_DEV_P	I/O	USB	USB data signal, positive	

USB is configured in USB 2.0 mode (high speed, 480Mbps max).

4.4.1 Typical Application

An example of an USB application circuit with ESD protection is shown below. The user shall make sure to use an ESD-protection and common mode choke compatible with high-speed USB if this is desired, for instance the USBLC6-2P6 from ST and DLP31SN121ML2L from Murata.



4.5 Ethernet

The module supports full duplex 10/100 Base-T Ethernet communication. The Ethernet PHY and magnetics are to be implemented on the host board. Connection with the PHY is through the RMII interface available on the following pins:

Pin Name	Type	Level	Description	Comment
RMII_CLK	O	3V3_LVTTL	LAN PHY Clock	
MDIO	I/O	3V3_LVTTL	LAN PHY control data	
MDC	O	3V3_LVTTL	LAN PHY control clock	
RMII_RXD1	I, PU	3V3_LVTTL	LAN PHY receive data 1	
RMII_RXD0	I, PU	3V3_LVTTL	LAN PHY receive data 0	
RMII_CRSDV	I, PU	3V3_LVTTL	LAN PHY CRS	
RMII_RXER	I, PU	3V3_LVTTL	LAN PHY RX error	
RMII_TXEN	O	3V3_LVTTL	LAN PHY transmit enable	
RMII_TXD0	O	3V3_LVTTL	LAN PHY transmit data 0	
RMII_TXD1	O	3V3_LVTTL	LAN PHY transmit data 1	
nRST_LAN	O	3V3_LVTTL	LAN reset (low to reset the PHY)	When connecting this pin to enable an Ethernet PHY, add a 10k pull-down.

If Ethernet is not used, all these pins should be left unconnected.

Hostname: the module hostname is based on the last seven digits of the serial number. For example, the hostname of the module shown below is **mosaic-X5-3054938**.




4.5.1 Typical Application

An application circuit using the KSZ8041NLI PHY and a Würth 74990111217 RJ45 connector with integrated magnetics is given below. In green, the signals to be connected to the mosaic pins.

It is recommended to use the same 3V3 source to supply the PHY and the VDD_3V3 pins of the module, to ensure that the PHY output pins are not driven when the module is not powered.

The module also supports other PHYs. An up-to-date list of supported PHY's can be found in Septentrio's Knowledge Base pages:

<https://customersupport.septentrio.com/s/article/which-ethernet-phy-does-mosaic-support>




4.6 SD Memory Card

The module can interface to an external SD memory card through the pins listed in the table below.

Pin Name	Type	Level	Description	Comment
SD_CLK	O	3V3_LVTTL	SD card CLK line	
SD_CMD	O	3V3_LVTTL	SD card CMD line	
SD_DAT0	I/O	3V3_LVTTL	SD card DAT0 line	
LOGBUTTON	I, PU	3V3_LVTTL	Toggle logging on/off or mount/unmount the disk. See below	

4.6.1 Typical Application

The module supports the 1-bit SD transfer mode with 3V3 signaling. An example circuit to a 9-pin SD memory card socket is shown below. The maximum clock frequency (SD_CLK) is 33.000 MHz.



4.6.2 Data Logging

Driving the LOGBUTTON pin low for 100 ms to 5 seconds toggles logging on and off.

Driving the LOGBUTTON pin low for more than 5 seconds and then releasing it unmounts the SD card if it was mounted, or mounts it if it was unmounted. The SD card mount status can be checked with the LOGLED pin (see Appendix A).

As the name suggests, the LOGBUTTON is typically interfaced to a mechanical button (though this could also be e.g. an open-collector output or a push-pull output). The module debounces the signal in software, so no external debouncing circuit is required.

See instructions in the Reference Guide for details on how to configure SD card logging. The module is compatible with SD cards of up to 32GB. The file system is FAT32.

When powering off the module while logging, the last seconds of data may be lost. To avoid data losses, it is advised to first unmount the SD card. This can be done in several ways:

1. By entering the command **“exeManageDisk, DSK1, Unmount”** before turning off the module (see the Reference Guide for a description of all the user commands).
2. By driving the LOGBUTTON pin low for at least 5 seconds before turning off the module.
3. By driving the ONOFF pin low for at least 50ms. This puts the module in standby, from where it can be safely switched off. See sections 4.13 and 5.4 for details.

4.7 Clock Frequency Reference

The module can use its internal TCXO frequency reference, or can accept an external frequency reference, bypassing the internal TCXO.


Pin Name	Type	Level	Description	Comment
REF_I	Clk	0.5-1.7Vp-p	Main frequency reference input, DC-decoupled, input capacitance is 8 pF	See section 4.7.2.
REF_O	Clk	1.2Vp-p	Frequency reference output from the internal TCXO	See section 4.7.1.
2V8_OUT	P,O	2.8V	2.8V supply output for the internal TCXO.	Do not power any external device from this pin. It is only intended to connect to 2V8_IN.
2V8_IN	P,I	2.8V	2.8V supply input for the internal TCXO. Typically connected to 2V8_OUT.	
VTUNE	I		Reserved	Leave unconnected.

4.7.1 Using the Internal TCXO

To have the module run on its own TCXO:

- REF_I must be connected to REF_O (those pins are next to each other);
- 2V8_IN must be connected to 2V8_OUT (those pins are next to each other). Do not use the 2V8_OUT for another purpose and do not apply another 2.8V supply to 2V8_IN than the one from 2V8_OUT.

The 10-MHz signal from the internal TCXO is available at the REF_O pin, with peak-to-peak amplitude of 1.2V. The waveform is illustrated in the oscilloscope screen capture below.



4.7.2 Using an External Frequency Reference




This feature is only applicable to modules where the Frequency Sync permission is enabled.

To use an external frequency reference:

- 2V8_IN must be left unconnected or tied to ground.
- REF_O and 2V8_OUT are not used and should be left unconnected.
- The 10-MHz frequency reference must meet the following requirements:
 - Frequency tolerance: +/-2.5ppm
 - Allan variance: better than 1ppb (for tau=1s)
 - Phase noise: better than -90dBc/Hz at an offset of 10Hz

- The 10-MHz reference must be fed into the REF_I pin. It is preferably a sine wave or a band-limited square wave. If CMOS or LVTTTL signals are used with long traces to the REF_I pin, it is recommended to filter them at the source with an RC filter with a pole near 100 MHz. The level at the REF_I input has to be between 0.5 and 1.7 V_{p-p}. If a higher signalling voltage is divided with a resistive divider, the impedance level shall be sufficiently low to avoid excessive level drop because of the filtering of the divider with the input capacitance of the REF_I input (8 pF). Below an example circuit. The module has a build-in DC-decoupling capacitor.



When using an external frequency reference, the internal TCXO is turned off and all time bases in the module are driven by the external reference. In particular, the clock drift reported in the `PVTCartesian` or the `PVTGeodetic` SBF block refers to the external clock. It corresponds to the frequency offset of the external reference compared to GNSS time.

Appendix D describes a possible architecture of a disciplined clock based on the mosaic module and Appendix E provides an example of an external reference detection circuit.

4.8 Event Inputs

The module features two event inputs, which can be used to time tag external events with a time resolution of 20ns.

Pin Name	Type	Level	Description	Comment
EVENTA	I, PD	1V8_LVTTL	Event A or TimeSync input. The pull-down is about 200 kOhm.	Leave unconnected if not used
EVENTB	I, PD	1V8_LVTTL	Event B or TimeSync input. The pull-down is about 200 kOhm.	Leave unconnected if not used

Use the **setEventParameters** user command to configure the EVENTx pins (e.g. to set the polarity). For correct detection, the minimum time between two events on the same EVENTx pin must be at least 5ms. The time tag of the pulses seen on the EVENTx pins is available in the `ExtEvent` SBF block.

Note the timing signals use 1.8V logic. If 3.3V logic would be required, the EVENT-signals can be generated via a resistive divider, considering the integrated pull-down (see 3.4.2). They could as well be created via a level shifter, using the 1V8_OUT output from the module to supply the module side.

4.9 TimeSync

If the Time Sync permission is enabled, the EVENTA or EVENTB input (see section 4.8) can be configured as TimeSync source using the **setTimeSyncSource** command. When an event pin is configured as TimeSync source, the module expects to see a one-pulse-per-second (1PPS) signal on that pin. The module initializes its internal time scale with the first PPS pulse it sees, with a possible offset of an integer number “ k ” of milliseconds. That offset of $k*1\text{ms}$ is introduced to maintain the receiver time base close to GNSS time, regardless of the timing of the external PPS pulse. k is the time difference between the external PPS and the nearest GNSS second boundary, rounded to the millisecond. If the external PPS is well aligned with GNSS time (deviation smaller than 0.5 ms), k is zero. k can be measured by connecting the external PPS to both EVENT pins, one of them configured in TimeSync mode, and the other in time tagging mode, as explained in section 4.8.

TimeSync is typically used in conjunction with ExtFreq (see section 4.7.2), to align the frequency and time (modulo 1ms) of the module with that of an external clock.

In addition to the $k*1\text{ms}$ offset, there is a delay of 15 to 50 ns between the PPS pulse at the EVENT pin and the module internal time base. That delay is dependent on the phase difference between the 10 MHz frequency at the REF_I pin and the PPS pulse at the EVENT pin. It is possible to measure this delay by synchronizing the PPS OUT pulse with the internal time base, with the **setPPSPParameters,,,,RxClock** command.


4.10 PPS output

Pin Name	Type	Level	Description	Comment
PPSO	O	1V8_LVTTL	PPS output. Max output current: 10 mA. Polarity and rate user selectable. During start up, this pin is in high-Z mode. See Reference Guide for operating instructions. Default pulse duration: 5ms.	

The polarity, frequency and pulse width can be set with the **setPPSPParameters** command.

The PPSO signal uses 1.8V logic. It can be level-shifted if 3.3V logic is required (e.g. with SN74AVC4T245RSV).

The PPSO signal is briefly driven high during startup of the module (for about 1 ms), then gets high-impedant while the module is starting up. It finally gets driven to the intended level (low or high depending on the user-selected PPS polarity) after a few seconds. If this start-up behavior is undesirable, it can be shielded by a buffer (or level shifter) with an output enable. The output enable can be controlled with the MODULE_RDY pin of the module. The MODULE_RDY signal gets high about 300ms after applying power to VDD_3V3. The input and output of the buffer should be pulled-up or pulled-down depending on the desired inactive state of the PPSO signal.



4.11 General Purpose Output (GPx)

The GP1 and GP2 pins are general purpose digital outputs, of which the level can be programmed with the **setGPIOFunctionality** command.

Pin Name	Type	Level	Description	Comment
GP1	O	3V3_LVTTL	General purpose output. GP1 in setGPIOFunctionality command.	
GP2	O	3V3_LVTTL	General purpose output. GP2 in setGPIOFunctionality command.	

During the first seconds after powering up the module, these pins are in tristate. Use an external pull-down or pull-up resistor to have the desired level during boot.

The GPx pins can drive a maximum current of 10mA.


4.12 LEDs

The LED pins can be used to monitor the module status. They can be used to drive external LEDs. It is assumed that the LED lights up when the electrical level of the corresponding pin is high. See also Appendix A.

Pin Name	Type	Level	Description	Comment
GPLED	O	3V3_LVTTL	First general purpose LED. Max output current: 10 mA; output impedance: 20 Ohms	
GPLED2	O	3V3_LVTTL	Second general purpose LED. Max output current: 10 mA; output impedance: 20 Ohms	
LOGLED	O	3V3_LVTTL	Internal logging status indicator. Max output current: 10 mA; output impedance: 20 Ohms	

During boot, i.e. during the first seconds after powering the module, the state of the LEDs is not defined. Use a pull-down or pull-up resistor to force a desired state.

An example of a circuit with a 10k pull-down and a driver is shown below.



4.13 Standby

It is of course possible to power off the module by switching off the VDD_3V3 and VDD_BAT supplies. However, this abrupt power interruption could cause data losses when logging on an external SD card.


The module also supports standby mode, where it controls an external power switch and turns itself off in a controlled way. This functionality involves the following pins:

Pin Name	Type	Level	Description	Comment
VDD_3V3	P,I	3.3V +/-5%	Main power supply input, controlled by the external power switch	All VDD_3V3 pins must be tied together.
VDD_BAT	P,I	3.3V +/-5%	Always-on power supply, which must remain available when VDD_3V3 is turned off by the external power switch	
ONOFF	I, PU	3V3_LVTTL	Typically connected to a push-button to toggle between active and standby mode. Toggling occurs when the ONOFF pin is driven low for at least 50ms.	Internally debounced
PMIC_ON_REQ	O	3V3_LVTTL	Typically connected to the control pin of an external power switch. The power switch is expected to enable VDD_3V3 when PMIC_ON_REQ is high, and to disable VDD_3V3 when it is low.	
MODULE_RDY	O	3V3_LVTTL	Level is high when module is operating, and low when in standby or reset.	Level becomes high about 300 milliseconds after powering up, unresetting, or waking up after standby



The external power switch is optional. When not using an external power switch, always connect VDD_BAT together with VDD_3V3.

An example optional circuit with an external power switch and an on/off push-button is shown below.



The module can be put in standby by either:

- Entering the **exePowerMode, standby** user command;
- Driving the ONOFF pin low for at least 50ms (i.e. pressing the button for at least 50ms).

After standby is requested, the module terminates all running processes, unmounts the external SD card (if applicable) to avoid any log file corruption, and drives the PMIC_ON_REQ pin low to turn off the main power supply (VDD_3V3). The module power consumption in standby is <5mW. The current state of the module (standby or active) can be monitored with the MODULE_RDY pin. MODULE_RDY is low during standby.

When in standby, driving the ONOFF pin low for at least 50ms wakes up the module. The module drives the PMIC_ON_REQ high, and restarts in the configuration stored in the boot configuration file.

The ONOFF pin is internally pulled up and has a built-in debouncing circuit.



Do not drive a non-zero voltage into input pins (pins type “I” in the tables in chapter 3) when the module is in standby, i.e. when the VDD_3V3 supply is turned off.

Note that the ONOFF pin can also be used without external power switch (i.e. when VDD_3V3 is tied to VDD_BAT). The module will then stop all software and unmount the external SD card, but will not enter low power consumption. It will automatically wake up again after about 2 minutes.

See also section 5.4.

4.14 RTC

The RTC_XTALI and RTC_XTALO pins are reserved to connect an external 32.768 kHz crystal.

Pin Name	Type	Level	Description	Comment
RTC_XTALI	I		Crystal oscillator input terminal	Future functionality, connect to ground in present version of the module
RTC_XTALO	O		Crystal oscillator output terminal	Future functionality, leave unconnected in present version of the module

Note that this functionality is currently not available. RTC_XTALI should be tied to ground, and RTC_XTALO left floating:



5 mosaic Integration

5.1 Minimal Design


A minimal design for single-antenna and dual-antenna modules is shown below. In both cases:

- All ground pins and the pins marked “Reserved_GND” are connected to ground (GND).
- A 3.3VDC supply is provided to the VDD_3V3 pins and to the VDD_BAT pin. A 22 μ F decoupling capacitor is recommended.
- To provide power to the antenna(s), the VANT pins are also connected to the 3.3V supply.
- The 2V8_IN and 2V8_OUT pins are connected, as no external frequency reference is used (see section 4.7).
- The REF_I and REF_O pins are connected for the same reason.
- 1V8_OUT is connected to SYNC (this must always be the case).
- Pin A3 (RTC_XTALI) needs to be connected to ground.
- All other pins are left unconnected.

For easier debugging during host design development, it is recommended to always route at least one of the COM ports to test pads or a test header.

5.1.1 Single-Antenna Modules

In single antenna mosaic modules, the ANT_2 pin (V23) must be tied to ground.




5.1.2 Dual-Antenna Modules

The main antenna connects to ANT_1 (AC20) and the auxiliary antenna connects to ANT_2 (V23). DC supply is provided through the ANT_1 pin, and the biasing circuit to supply the auxiliary antenna is shown (see also section 4.2.3.2).

L: Inductor self resonant near 1400MHz, e.g. Würth 744786139A.

TVS: Transient voltage suppression diode, SESD0402X1BN-0010-098 or equivalent.




- Many pins are reserved, which means that their functionality is proprietary or is not supported yet by the firmware. Reserved pins are marked "Reserved_NC" and "Reserved_GND". The Reserved_NC pins must be left unconnected. The Reserved_GND pin (i.e. only AB7) must be tied to ground.

5.3 Decoupling

The VDD_3V3 supply shall be decoupled with at least a 22 μ F capacitor with proper voltage rating. The other supply terminals don't need external decoupling.

5.4 Power States

The module can be in three different states: off, active or standby.



When off, the module is completely turned off. In active state, it is operating with all functions active. Standby state is similar to off, the main difference being in the transition from the active state:

- When going from active to off, recent data logged to an external SD card may be lost (see section 4.6).
- When going from active to standby, all logging tasks are terminated and the SD card is cleanly unmounted.

The standby state is optional and only available if the host design supports it. See section 4.13 for details.

5.5 Layout Recommendations

5.5.1 Coplanarity

It is important to avoid warpage of the motherboard on which the module will be soldered. More in particular:

- Use a symmetrical layer stack
- Make sure layers opposite from the center of the board have a similar amount of copper (copper-balancing).
- Avoid iron-based soldered shielding cans in the proximity of mosaic
- If the motherboard thickness is 1.2 mm or less, it needs to be supported during reflow.


5.5.2 Power

The power trace to the VDD_3V3 terminals should be sufficiently wide to avoid excessive voltage drop. The resistance of the trace to the power supply shall be less than $(\text{<minimum supply voltage>} - 3.135\text{V})/0.5\text{A}$.

Use a ground plane.

5.5.3 Antenna Inputs

The antenna input traces shall be routed as a 50-ohm coplanar waveguide with ground, as in the picture below. It is best to use stitching vias every few mm for good ground coherence. The width of the trace to set the impedance to 50 ohm can be calculated with online tools (e.g. <https://chemandy.com/calculators/coplanar-waveguide-with-ground-calculator.htm>). Usually it is best to use the top-layer for the coplanar waveguide and the second layer for ground.



The antenna trace to ANT_1 can be directly routed to the desired type of coax connector, as all protection circuitry is integrated in mosaic.

For the dual-antenna module, beware that the ANT_2 pin is not protected, and a TVS diode is recommended. See reference design in section 4.2.3.2.

5.5.4 Avoiding Self-Interference

Antenna input connections are sensitive to interference from higher harmonics of other signals on the board. Even clock signals of just a few MHz can produce harmful harmonics at GNSS frequencies (1155-1300 MHz and 1540-1610 MHz).

It is best to keep antenna input traces short, to reduce the area in which signals can be picked up. Stitching vias at the input trace could be arranged as a via fence to shield it from interference.

Furthermore, it is important to avoid digital signals in the MHz-range (SDIO, RMII, MDIO,...) from running close to antenna inputs.

If an external frequency reference is used, it will get close to the antenna input because of the proximity of the REF_I and ANT_1 pad. This is not a problem if it doesn't have many harmonics. It can however cause issues if the reference signal is originating from a high-speed buffer or comparator. This can be avoided at circuit level, by filtering the signal with an RC-filter near the source (see section 4.7.2).

Most self-interference issues relate to radiated interference into a collocated GNSS-antenna. The following applies when the GNSS antenna is closer than 1 meter from electronics which are not in a shielded box:

- The SDIO, RMII and MDIO signals of mosaic can cause harmful radiated interference if not properly routed. In designs with a collocated antenna, these signals shall preferably be routed in an inner layer of the board, shielded by ground planes or a ground copper pour at top and bottom layers, connected with stitching vias. This approach puts them in a Faraday cage. Also avoid passing these signals through an unshielded board-to-board connector if there is no shielding at system level, like a metal housing or shielding can.
- The same holds for other high-speed digital signals in other electronics on the motherboard, like memory busses and clock signals. They should also be routed in an inner layer, flanked with copper pours connected to ground.
- Large processor and memory chips sometimes already radiate via the bondwires inside their package. Connectors like SD card sockets and radio-module sockets also tend to radiate. It's best to put these components at the side of the board facing away from the collocated antenna. In this way the ground-layer will shield them. Alternatively, they could be placed underneath an EMI shielding can. There is less of a concern if the associated clock frequencies have no harmonics in the GNSS bands.

See also Appendix D.

6 Product Handling

6.1 ESD Precautions

The mosaic module is sensitive to electrostatic discharge (ESD). Although it has a limited protection, it should only be manipulated in an ESD-safe environment and using ESD-safe tools and equipment. These tools are typically marked with the following symbol:



The mosaic module should be stored and handled in the original package.

6.2 CE and FCC Notices

The mosaic module has been pre-certified as part of the mosaic-go X5 evaluation kit certification for CE and FCC compliance, as detailed in sections 9.6 and 9.7.

It shall however be noted that CE and FCC certification of the end-product is the responsibility of the integrator and requires good EMC practices as discussed in Appendix F.

During certification, the highest internal frequency of the module may be requested. This is 3168 MHz.



6.3 ROHS/WEEE NOTICE

Septentrio receivers and modules are compliant with the latest WEEE, RoHS and REACH directives. For more info see www.septentrio.com/en/environmental-compliance.




6.4 Packaging

Mosaic modules can be delivered on blister tray or JEDEC tray.

6.4.1 Blister Tray

Mosaic modules are delivered on a tray in a dry pack, with 27 modules per tray.



Package contents:

- 27 mosaic modules
- 1 humidity indicator
- 1 desiccator bag
- Packing list Label

- Process lot label
- MSL level label

6.4.1.1 Packing List Label

The labeling gives product information:

- **Product:** mosaic variant with hardware revision
- **Quantity:** number of modules in the bag
- **PN:** Septentrio Part Number
- **MPN:** Manufacturer Part Number
- **MPL:** Manufacturer Product Lot
- **Date:** Packaging Date



6.4.1.2 MSL Level Label

The labeling gives information about:

- Moisture Sensitivity Level and Floor Life
- Storage conditions



6.4.2 JEDEC Tray

Mosaic modules are delivered on a JEDEC tray in a dry pack, with 24 modules per JEDEC tray.



Package contents:

- 24 mosaic modules
- 1 humidity indicator
- 1 desiccator bag
- Packing list Label
- MSL level label

6.4.2.1 Packing List Label

The labeling gives product information:

- **Product:** mosaic variant with hardware revision
- **SKU:** Septentrio Part Number
- **Quantity:** number of modules in the bag
- **MPN:** Manufacturer Part Number
- **MPL:** Manufacturer Product Lot
- **MID:** Manufacturer Packaging ID
- **Date:** Packaging Date
- **Datamatrix:** contains all the Serial Number in the package



6.4.2.2 MSL Level Label

The labeling gives information about:

- Moisture Sensitivity Level and Floor Life
- Storage conditions and baking requirements



6.5 Storage

Dry-pack shelf life is according to JEDEC standard J-STD-033 with 12 months at < 40°C and < 90% relative humidity (RH). After the 12-month period, we recommend checking the packaging condition and the humidity indicator card (HIC) status. If required, perform baking prior to reflow.

The moisture sensitivity level (MSL) is 3.

If the dry pack has been opened for more than 168 hours or can no longer be considered dry, the modules must be baked. The recommended baking condition is 6 hours at 125°C <= 5% RH.

Oxidation Risk: Baking may cause oxidation and/or intermetallic growth of the terminations, which if excessive can result in solderability problems during board assembly. The cumulative bake time at a temperature greater than 90°C and up to 125°C should not exceed 96 hours.

Bake temperatures higher than 125°C are not allowed.

The 27-position blister tray cannot sustain baking temperature. The mosaic modules must be baked separately from the shipment tray.

The 24-position JEDEC tray can sustain baking temperature up to max 150°C. The mosaic modules can be baked in the JEDEC tray with maximum 5 tray stacked.

6.5.1 Note for Small Quantities

For small quantities requested for prototype usage, Septentrio or Septentrio distributors may not be able to supply the modules in dry-pack packaging. In that case, the customer should consider that the components have exceeded their floor life. To prevent damaging the modules during soldering, they need to be baked prior to any reflow.

6.6 Sticker and Identification



The 2D barcode contains the **module variant**, **hardware version** and **serial number**, e.g:


MOSAIC-X5**GRB-0051-1000-BA3P2****SN19293054938**

The serial number is also printed under the barcode.

6.7 Soldering

6.7.1 Solder Mask

Non-solder mask defined (NSMD) pads are recommended, with a clearance of 75µm between the copper pad and the solder mask, as shown in the below figure. The copper pads are in green, the (negative) solder mask is in pink. Dimension in millimeters.



The GND and VDD_3V3 pins are an exception in this respect. They can be solder mask defined, allowing to route them using a plane.

6.7.2 Reflow


The module is intended for SMT assembly and soldering in a Pb-free reflow process on the top side of the PCB.

The recommended temperature profile is specified with the graphic below. Refer also to "IPC-7530A: Guidelines for Temperature Profiling for Mass Soldering Processes (Reflow and Wave)".

The final reflow profile shall be based on Pb-free process and depends on parameters such as the soldering paste, host board parameters (shape, thickness, etc...) and oven capabilities.

Exceeding the maximum soldering temperature in the recommended soldering profile may permanently damage the module.

To avoid damage to the module, the maximum number of reflows is limited to 2.



Region	Guideline
Ramp up	max 2 °C/sec
Soak time	60-120 sec
Time Above Liquidus (TAL)	45-80 sec
Peak temperature	245 °C
Cooling rate	max 4°C/sec

Don't use glue underneath the component, as this might lift the component and jeopardize bonding.

The recommended stencil thickness is 0.150 mm (6 mils). In any case, it shall not be less than 0.125 mm (5 mils).

Mount the part with the largest available placement nozzle, attached to the center of the shield. Use the slowest possible speed of the pick and place machine.

When implemented on a double-sided PCB, the mosaic module must be assembled during the final reflow cycle and cannot be reflowed when located on the bottom side of the board.

If the motherboard thickness is 1.2mm or less, it is recommended to support the assembly during the reflow process to minimize bow of the motherboard.

6.7.3 Cleaning

To ensure the proper functioning and longevity of the module, avoid cleaning with water, solvents, or ultrasonic cleaners. Instead, use a "no-clean" soldering paste to eliminate the need for post-soldering cleaning.

Cleaning with water, solvents or ultrasonic cleaners will void the warranty.

6.7.4 Conformal Coating

Applying conformal coating to this module may impact its performance. The coating material may seep into the module, as the shield does not provide complete protection against low-viscosity liquids. This could lead to signal degradation, reduced sensitivity, or complete failure of the GNSS functionality.


To minimize risks:

- Avoid applying conformal coating directly onto or near the GNSS module.
- Use coatings with appropriate viscosity to prevent infiltration.
- Ensure proper masking and application techniques to protect sensitive components.

Septentrio is not responsible for any performance degradation or device failure resulting from improper conformal coating application.

Conformal coating will void the warranty.

7 Development Kit



The mosaic Development Kit is composed of the mosaic module soldered on an interface PCB (GTB-0051), itself plugged on the DevKit board (DEV-0043).

DevKit Part Number: **410331P3161** (including antenna and accessories).

7.1 Header Types

All headers have a pitch of 2.54mm, except for J500 (PPS/EVENTS) and J501 (GP). Those headers have a 2mm pitch.

7.2 Powering the DevKit

There are two ways to power the DevKit:

1. From the USB Dev connector (J205). This allows powering the board from a PC or from a standard phone-charger adapter. The supported USB voltage range is 4.5V-5.5V.
2. Using the POWER connector (J203). The supported voltage range is 5-36V.



When powering from the USB Dev connector, it is recommended to use the USB cable provided with the DevKit. Low-quality USB cables often suffer from excessive voltage drop, preventing correct operation.

It is safe to provide power to both connectors in parallel. The DevKit will use the source with the highest voltage.

Make sure that a jumper is placed on header J200, as shown below. Otherwise, the DevKit will be powered, but not the mosaic module.



To measure the power consumption of the mosaic module (excluding the contribution from the DevKit and the antenna, but including a small contribution from the interface board, remove the jumper on J200 and connect the two pins to the probes of a multimeter in current-sensing mode. Measure the current flowing between the two pins and multiply it by 3.3V to obtain the power consumption. It is recommended to set the multimeter in high ampere setting to keep the voltage drop as low as possible.

7.3 Antenna Connectors

There is no antenna connector on the DevKit. The antenna(s) must be connected directly to the u.FL or MMCX antenna connector on the mosaic interface board.

The DC voltage (5V or 3.3V) at the antenna connectors is determined by the position of the jumper on header J204, as shown below.

Vant = 5V



Vant = 3.3V



The jumper can be removed if the antenna does not need to be powered by the module. In that case, there is no DC voltage at the antenna connector.


7.4 LEDs and General-Purpose Output Pins



The POWER LED lights when the DevKit is powered.

The GPLED and LOGLED are connected to the homonymous pins of the mosaic module. See section 4.12 for the pinout, and Appendix A for a description of the LED behavior. The GPLED2 LED is not available on the DevKit.

The 3.3V GP1 and GP2 outputs are available on the J501 header (2x8 2mm-pitch DIL).




7.5 COM Ports




By default, the four COM ports of the mosaic module are routed to the four DB9 connectors of the DevKit. Electrical levels on the DB9 conform to the RS232 standard. RTS/CTS lines are supported only on COM2 and COM3 (the mosaic has RTS/CTS lines on COM1 as well, but they are not routed to the DevKit). Connection to a PC is done through a null-modem cable.

Alternatively, 3.3V TTL signals are available through four 6-pin 2.54mm pitch headers, as shown below. The pinout is compatible with standard FTDI 6-pin SIL connectors. To route a COM port to the 6-pin header instead of the DB9 connector, a jumper must be placed on J800 (COM1), J801 (COM2), J804 (COM3) and/or J805 (COM4). Only those COM ports for which the jumper is placed are routed to the 6-pin header. The other COM ports are still routed to the DB9 connectors, using the RS232 levels.



Note that, when using the DB9 connectors, the baud rate must not be larger than 230400baud. This limitation does not apply to the TTL signals.

7.6 PPS Out and Event Inputs



The PPSout pin of header J500 (2x8 2mm-pitch DIL) is connected to the PPSO pin of the mosaic module through a 1.8V to 3.3V level shifter. The PPS level at the header is 3.3V.

The EVENTA and EVENTB pins of J500 are connected to the EventA and EventB pins of the mosaic through a level shifter to 1.8V. The voltage level at the header pins must be between -0.5V and +6V. These pins are pulled down by a 100kOhm resistor.

7.7 Ethernet

The DevKit supports 10/100 Base-T Ethernet. It is not possible to power the DevKit through the Ethernet connector.



The development kit is compliant with EU EMC standards (EN303413) provided the Ethernet interface is disabled (with the **setEthernetMode** user command). When the Ethernet interface is enabled, harmonics from the RMII interface slightly violate this regulation, as they radiate via the 60-pins board-to-board connector. It is up to the integrator to take the necessary precautions to avoid EMC violations in this case (e.g. use shielded box).

7.8 USB Dev


That connector can be attached to a PC to power the DevKit and to communicate with the module over its USB port.

7.9 USB Host

Reserved.


7.10 REF IN

The REF IN SMA connector can be used to feed the module with an external 10-MHz sinusoidal frequency reference.



Input impedance: 50 Ω .
 Input level: between -10dBm and +14dBm (0.2Vp-p to 3.2Vp-p).

7.11 Buttons



Pressing the nRST button drives the nRST pin of the mosaic low, which resets the module.

Pressing the LOGGING button drives the LOGBUTTON pin of the mosaic low. This can be used to enable and disable logging, as described in section 4.6.

The buttons are also connected to J601 and J602 2-pin headers (see above picture). Connecting the nRST or LOGGING pins of these headers to ground is the same as pressing the respective button.

7.12 SD Card Socket

The module can log files on the micro-SD Card in this socket. See section 4.6 for a description of the SD Card logging on the mosaic module.

8 Evaluation Kit: mosaic-go Version 1



The mosaic-go Evaluation Kit is composed of the mosaic module soldered on an interface board inside a metallic housing. This section describes the first version of the mosaic-go. In the 2025-2026 timeframe, that version will be gradually replaced with the version described in chapter 9.

Mosaic-go (version 1) part number:

Single-antenna version, incorporating mosaic-X5: **410386** (including accessories).

Dual-antenna version, incorporating mosaic-H: **410397** (including accessories).

Dimensions: 71 x 59 x 12 mm $\pm$ 1 mm

Weight: 58 g $\pm$ 1 g

8.1 Interfaces

8.1.1 USB

This micro-B connector is used to access the mosaic-go over USB.

It can also be used to power the mosaic-go. See also section 8.4.

8.1.2 RSV USB

This connector is reserved and should not be used.

8.1.3 RF IN1 and RF IN2

These are the main and auxiliary antenna connectors, connected to the ANT_1 and ANT_2 pins of the internal mosaic. See section 4.2 for details.

Mosaic-go provides a 5V DC supply to both antenna connectors. In the dual-antenna version, a circuit similar to the one in section 4.2.3.2 is used. The combined main and auxiliary antenna power consumption must not exceed 150mA.

Note that RF_IN2 is only available on the dual-antenna mosaic-go.

8.1.4 TF Card

Socket for a micro SD Card. See section 4.6 for details.

8.1.5 6-pin Connector

Type: GH connector, 1.25mm pitch, 6 way. Mating connector housing: GHR-06V-S

Pin Name	Direction	Level	Description	Comment
VCC	PWR	4.75V-5.5V	Main power supply	
GND		0	Ground	
TXD1	Out	3V3_LVTTL	Serial COM1 transmit line	Directly connects to TXD1 of internal mosaic, see 4.3
RXD1	In	3V3_LVTTL	Serial COM1 receive line	Directly connects to RXD1 of internal mosaic, see 4.3
PPS	Out	3V3_LVTTL	PPS output	PPSO from mosaic converted to 3.3V, see 4.10
EVENT	In	3V3_LVTTL	Event timer input	Connects to EVENTA of mosaic through a 3V3 to 1V8 level translator. See 4.8

8.1.6 4-pin Connector

Type: GH connector, 1.25mm pitch, 4 way. Mating connector housing: GHR-04V-S

Pin Name	Direction	Level	Description	Comment
NRST	In	3V3_LVTTL	Reset input	Directly connects to nRST_IN of internal mosaic, see 4.1
TXD2	Out	3V3_LVTTL	Serial COM2 transmit line	Directly connects to TXD2 of internal mosaic, see 4.3
RXD2	In	3V3_LVTTL	Serial COM2 receive line	Directly connects to RXD2 of internal mosaic, see 4.3
GND		0	Ground	

8.2 Accessories

The following accessories are delivered with mosaic-go:

Accessory	Comment
6-pin COM1 open-ended cable	GH connector in one side and open ended in other side. See wire color code below.
4-pin COM2 open-ended cable	GH connector in one side and open ended in other side. See wire color code below.
USB cable	Micro-B USB cable
Help user guide card	A small printed card which includes the basic how-to guide and QR code to access Septentrio support information.

8.2.1 6-pin COM1 Open-Ended Cable

Pin Name	Wire Color
VCC	red
GND	yellow
TX1	blue
RX1	green
PPS	white
EVENT	black

8.2.2 4-pin COM2 Open-Ended Cable

Pin Name	Wire Color
NRST	red
TXD2	green
RXD2	white
GND	black

8.3 LEDs

The multi-color RGB LED is used to monitor the mosaic-go status. See Appendix A for details.

LEDs	Color Component	Short Description
GPLED	Blue	General purpose LED.
LOGLED	Green	Internal logging status indicator.
POWER	Red	On when mosaic-go is powered.

8.4 Powering the mosaic-go

There are two ways to power the mosaic-go. The nominal input power supply is 5V.

- From the USB connector. This allows powering the board from a PC or from a standard phone-charger adapter. The supported USB voltage range is 4.5V-5.5V.
- Using the VCC pin of the 6-pin connector. The supported voltage range is 4.75V-5.5V.

It is safe to connect both supplies at the same time. Mosaic-go will use the source with the highest voltage.

Note that the power consumption is about 50% higher than the power consumption of the mosaic module alone (see section 3.5).

8.5 CE Regulatory Notice

The mosaic-go evaluation kit is in conformity with the relevant European Union harmonization legislation:

- Directive 2014/53/EU – Radio Equipment Directive (RED)
- Directive 2011/65/EU – Restriction of Hazardous Substances (RoHS) Directive incl. amendment (EU)2015/863

The signed Declaration of Conformity (DoC) is available on Septentrio's website (<https://www.septentrio.com/en/support/product-resources>).



8.6 FCC Regulatory Notice

The mosaic-go evaluation kit complies with Title 47 CFR part 15, subpart B of the FCC rules as a class B device.



9 Evaluation Kit: mosaic-go Version 2



The mosaic-go is composed of the mosaic module soldered on an interface board inside a metallic housing. It serves as an evaluation kit for the mosaic module.


This section describes the second version of the mosaic-go. Refer to chapter 8 for a description of the first version.

Mosaic-go (version 2) part number (including accessories):

- mosaic-go X5: **410531**
- mosaic-go CLAS: **410532**
- mosaic-go H: **410533**

The operating and storage temperature range of the mosaic-go Evaluation Kit is -25°C to +85°C.

9.1 Dimensions



All dimensions in mm. Mounting bolt size = M4.

Weight: 62 +/- 1 g

9.2 Connectors

9.2.1 USB

The USB connector is of USB-C type. It is used to control the mosaic-go over USB.

It can also be used to power the mosaic-go. See also section 9.4.

9.2.2 MAIN and AUX

These are the main and auxiliary antenna SMA connectors, connected to the ANT_1 and ANT_2 pins of the internal mosaic module. See section 4.2 for details. mosaic-go provides a 5V DC supply to both antenna connectors using a circuit like the one in section 4.2.3.2.

The AUX connector is present in all mosaic-go variants, but it is only functional in mosaic-go H. All recommendations in section 4.2.3.2 are applicable. In particular, the combined main and auxiliary antenna power consumption must not exceed 150mA.

9.2.3 SD Card

The mosaic-go can log files onto the micro-SD Card in this socket. The file system is FAT32, and cards of up to 32GB have been tested.

See section 4.6 for details.

9.2.4 6-pin JST-GH Connector



Type: JST_SMB06B, mating connector: JST GHR-06V-S.

Pin Name	Direction	Level	Description	Comment
5V IN	PWR	4.5V-5.5V	Main power supply	
RXD1	In	3V3_LVTTL	Serial COM1 receive line	Direct connection to RXD1 of internal mosaic module. See also section 4.3.
TXD1	Out	3V3_LVTTL	Serial COM1 transmit line	Direct connection to TXD1 of internal mosaic module. See also section 4.3.
-			Not connected	
-			Not connected	
GND		0	Ground	

All input and output pins are ESD protected.

9.2.5 10-pin 100-mil Socket



Type: standard 10-pin 100-mil socket with gold plating.

Pin Name	Direction	Level	Description	Comment
GP1	Out	3V3_LVTTL	General purpose output. Max output current: 24mA	This pin exposes the GP1 pin of the mosaic module through a buffer. See also section 4.11.
5V OUT	Out	5V	5V DC power output Max current: 0.5A	
GND		0	Ground	
RXD2	In, PU	3V3_LVTTL (5V5 tolerant)	Serial COM2 receive line	Connects to RXD2 of internal mosaic. See also section 4.3.
TXD2	Out	3V3_LVTTL	Serial COM2 transmit line	Connects to TXD2 of internal mosaic. See also section 4.3.
nCTS2	In, PD	3V3_LVTTL (5V5 tolerant)	Serial COM2 CTS line	Connects to CTS2 of internal mosaic. See also section 4.3.
nRTS2	Out	3V3_LVTTL	Serial COM2 RTS line	Connects to RTS2 of internal mosaic. See also section 4.3.
PPS	Out	3V3_LVTTL		
GND		0	Ground	
EVENTA	In, PD (10k Ω)	3V3_LVTTL	EventA input	Connects to EVENTA of mosaic through a level-shifter. See 4.8.

All input and output pins are ESD protected.

The pinout order matches the very popular HC-06 Arduino Bluetooth dongles.

The COM port signals (RXD2, TXD2, GND) are compatible with popular USB to 3.3V TTL UART converters such as FTDI's TTL-232R-RPI.

9.3 LEDs

See Appendix A for a description of the LED behavior.

LEDs	Color Component	Short Description
GPLED 1	Blue	LED lights when level at the GPLED pin of the internal module is high. See 4.12.
GPLED 2	Green	LED lights when level at the GPLED2 pin of the internal module is high. See 4.12.
PWR	Red	LED lights when mosaic-go is powered.

9.4 Powering the mosaic-go

There are two ways to power the mosaic-go. The nominal input power supply is 5V.

- From the USB-C connector. This allows powering the board from a PC or from a standard phone-charger adapter.
- Using the 5V IN pin of the 6-pin connector.

It is safe to connect both supplies at the same time. mosaic-go will use the source with the highest voltage.

Note that the power consumption is about 35% higher than the power consumption of the mosaic module alone (see section 3.5).

With regards to electrical shock protection, the mosaic-go is an electrical device of class 3, following the definition from IEC 62368-1.

9.5 Accessories

The following accessories are delivered with mosaic-go:

Accessory	Part Number	Comment
6-pin COM1 open-ended cable	217729	GH connector on one side and four open ended wires on the other side. See wire color code below.
USB cable	217728	USB-C to USB-A cable

9.5.1 6-pin COM1 Open-Ended Cable

Pin name on mosaic-go	Wire Color
5VIN	red
RXD1	yellow
TXD1	blue
-	<i>Not connected</i>
-	<i>Not connected</i>
GND	black

9.6 CE Regulatory Notice

The mosaic-go evaluation kit is in conformity with the relevant European Union harmonization legislation:

- Directive 2014/53/EU – Radio Equipment Directive (RED)
- Directive 2011/65/EU – Restriction of Hazardous Substances (RoHS) Directive incl. amendment (EU)2015/863

The signed Declaration of Conformity (DoC) is available on Septentrio's website (<https://www.septentrio.com/en/support/product-resources>).



9.7 FCC Regulatory Notice

The mosaic-go evaluation kit complies with Title 47 CFR part 15, subpart B of the FCC rules as a class B device.



Appendix A LED Status Indicators

The LED pins can be used to monitor the module status. They can be used to drive external LEDs. It is assumed that the LED lights when the electrical level of the corresponding pin is high.

The general-purpose LEDs (GPLED and GPLED2 pins) are configured with the **setLEDMode** command. The default configuration is:

- GPLED: configured as PVTLED by default;
- GPLED2: configured as RTKLED by default.

The following LED modes are supported.

GPLED mode	LED Behaviour																
PVTLED	LED lights when a PVT solution is available.																
RTKLED	LED is off if the PVT is not in RTK mode, blinks in float RTK and is solid on in fixed RTK.																
DIFFCORLED	Differential correction indicator. In rover PVT mode, this LED reports the number of satellites for which differential corrections have been provided in the last received differential correction message (RTCM or CMR). <table border="1"> <thead> <tr> <th>LED behaviour</th><th>Number of satellites with corrections</th></tr> </thead> <tbody> <tr> <td>LED is off</td><td>No differential correction message received</td></tr> <tr> <td>blinks fast and continuously (10 times per second)</td><td>0</td></tr> <tr> <td>blinks once, then pauses</td><td>1, 2</td></tr> <tr> <td>blinks twice, then pauses</td><td>3, 4</td></tr> <tr> <td>blinks 3 times, then pauses</td><td>5, 6</td></tr> <tr> <td>blinks 4 times, then pauses</td><td>7, 8</td></tr> <tr> <td>blinks 5 times, then pauses</td><td>9 or more</td></tr> </tbody> </table> If the corrections are received from geostationary satellites over the L-band, the LED will be on for about 1 second, then blink fast twice. The LED is solid 'ON' when the module is outputting differential corrections as a static base station.	LED behaviour	Number of satellites with corrections	LED is off	No differential correction message received	blinks fast and continuously (10 times per second)	0	blinks once, then pauses	1, 2	blinks twice, then pauses	3, 4	blinks 3 times, then pauses	5, 6	blinks 4 times, then pauses	7, 8	blinks 5 times, then pauses	9 or more
LED behaviour	Number of satellites with corrections																
LED is off	No differential correction message received																
blinks fast and continuously (10 times per second)	0																
blinks once, then pauses	1, 2																
blinks twice, then pauses	3, 4																
blinks 3 times, then pauses	5, 6																
blinks 4 times, then pauses	7, 8																
blinks 5 times, then pauses	9 or more																
TRACKLED	<table border="1"> <thead> <tr> <th>LED behaviour</th><th>Number of satellites in tracking</th></tr> </thead> <tbody> <tr> <td>blinks fast and continuously (10 times per second)</td><td>0</td></tr> <tr> <td>blinks once, then pauses</td><td>1, 2</td></tr> <tr> <td>blinks twice, then pauses</td><td>3, 4</td></tr> <tr> <td>blinks 3 times, then pauses</td><td>5, 6</td></tr> <tr> <td>blinks 4 times, then pauses</td><td>7, 8</td></tr> <tr> <td>blinks 5 times, then pauses</td><td>9 or more</td></tr> </tbody> </table>	LED behaviour	Number of satellites in tracking	blinks fast and continuously (10 times per second)	0	blinks once, then pauses	1, 2	blinks twice, then pauses	3, 4	blinks 3 times, then pauses	5, 6	blinks 4 times, then pauses	7, 8	blinks 5 times, then pauses	9 or more		
LED behaviour	Number of satellites in tracking																
blinks fast and continuously (10 times per second)	0																
blinks once, then pauses	1, 2																
blinks twice, then pauses	3, 4																
blinks 3 times, then pauses	5, 6																
blinks 4 times, then pauses	7, 8																
blinks 5 times, then pauses	9 or more																

The LOGLED reports the SD card mount status and logging activity.

LED	LED Behaviour
LOGLED	LED is off when the SD card is not present or not mounted. LED is on when the SD card is present and mounted. Short blinks indicate logging activity.

Appendix B System Noise Figure and C/N0

The system noise figure, in dB, can be calculated as:

$$NF_{sys} = 10 \cdot \log_{10}(10^{NF_{ant}/10} + (10^{NF_{rx}/10} - 1)/10^{G_{preamp}/10})$$

where

- NF_{ant} is the antenna LNA noise figure, in dB;
- NF_{rx} is the module noise figure, in dB, as in section 4.2;
- G_{preamp} is the net pre-amplification in front of the module, in dB.

For example, with a 2.5-dB antenna LNA noise figure, 30-dB antenna LNA gain and 15-dB cable loss, $G_{preamp} = 30\text{dB} - 15\text{dB} = 15\text{dB}$ and NR_{rx} is 8.5dB (see table in section 4.2). In this case, the system noise figure is:

$$NF_{sys} = 10 \cdot \log_{10}(10^{2.5/10} + (10^{8.5/10} - 1)/10^{15/10}) = 2.95 \text{ dB}.$$

The C/N0, in dB-Hz, of a GNSS signal received at a power P can be computed by:

$$C/N0 = P - 10 \cdot \log_{10}(T_{ant} + 290 \cdot (10^{NF_{sys}/10} - 1)) + 228.6 \text{ dB}$$

where

- P is the received GNSS signal power including the gain of the antenna passive radiating element, in dBW (e.g. -155dBW)
- T_{ant} is the antenna noise temperature, in Kelvin. Typically $T_{ant} = 130\text{K}$ for an open-sky antenna.
- 228.6 is $-10 \cdot \log_{10}(k_B)$ with $k_B = 1.38\text{e-}23 \text{ J/K}$ the Boltzmann constant.


Note that, when connecting the ANT_1 RF input directly to a GNSS simulator, the applicable value for NF_{sys} is 8.5 dB and $T_{ant} = 290\text{K}$.

Appendix C mosaic-H RF Gain Adjustment

This appendix is only applicable to the dual-antenna mosaic-H module.

The pre-amplification in front of the mosaic-H is required to be between 15 and 35 dB (AGC gain reported by the receiver between 30 and 50dB). This is net pre-amplification, equal to the active gain of the antenna minus losses in the coax cables at 1.6 GHz. Above 35 dB of pre-amplification, the cross-talk of the auxiliary antenna into the main antenna could degrade performance.

Applications which work with high gain antennas shall use in-line attenuators. These can be implemented on the PCB as indicated in the figure below.



- TVS diode: use SESD0402X1BN-0010-098 or equivalent
- Inductor L: select an inductor which is self-resonant between 1350 and 1450 MHz, with at least 300 mA current rating, e.g. Würth 744786139A
- Avoid stubs at the RF path. The inductors, TVS diodes and R1 resistors shall be very close to the RF trace, and have short grounding if applicable.

If the target attenuation is A dB, the resistors R1 and R2 can be dimensioned as follows, rounding to the nearest E12³ value:

$$R1 = 50 \cdot \frac{1 + 10^{-A/20}}{1 - 10^{-A/20}} \text{ Ohm}$$

$$R2 = \frac{5000 \cdot R1}{R1^2 - 2500} \text{ Ohm}$$

The table below shows R1 and R2 values for some common attenuations:

Attenuation [dB]	R1 [Ohm]	R2 [Ohm]
6	150	39
10	100	68
20	56	220


³ E12 series multipliers of a power of ten: 1.0, 1.2, 1.5, 1.8, 2.2, 2.7, 3.3, 3.9, 4.7, 5.6, 6.8, 8.2

In case a 10-dB attenuator is inserted, the supported net pre-amplification range would be 25-45 dB. If the design is intended for one particular target configuration, for instance with 45 dB pre-amplification, it is recommended to optimize the attenuator towards a 25 dB net pre-amplification in front of the module. In the example of a 45 dB pre-amplification, a 20 dB attenuation shall be targeted.

The difference in pre-amplification in front of the main and auxiliary inputs of the module shall be less than 5 dB. Higher mismatch could induce cross-talk between the signals of both antennas, which could get significant compared to typical errors induced by reflections and antenna non-idealities. When using identical antennas for the main and auxiliary input, differences between pre-amplification usually relate to differences in cable lengths. For example, RG58 cable will typically have between 0.5 and 0.8 dB/m loss at the GNSS operating frequencies (consider 1.6 GHz). Therefore, RG58 cable length differences beyond 6 m could cause issues.

In applications with limited asymmetry between both pre-amplifications (<5 dB), it is recommended to route the stronger signal to the main antenna input and the weaker signal to the auxiliary antenna input of the module. The circuit in section 4.2.3.2 is then sufficient.


In applications with a more substantial asymmetry, an attenuator circuit is to be inserted to reduce the strongest signal to the level of the weaker one. An example is shown in the figure below, in which case the strongest signal would be at the AUX connector. R1 and R2 shall be dimensioned as explained earlier, targeting an attenuation equal to the expected difference between the pre-amplifications.



Appendix D mosaic-Based Disciplined Clock

This appendix is only applicable to modules where the Frequency Sync permission is enabled. It describes a possible architecture of a 10-MHz disciplined clock using the mosaic as precise time source. This architecture is particularly suitable in combination with Fugro AtomChron™ precise time service.

The proposed disciplined clock architecture is shown below. The mosaic uses the 10-MHz signal from the steered oscillator as frequency reference, instead of its own internal crystal oscillator (the internal oscillator is turned off). A controller reads the clock bias reported by the module in its SBF messages and steers it to zero by adjusting the frequency of the oscillator. When the clock bias is zero, the receiver time scale is aligned with GNSS time. The PPSO pulses from the module are configured to follow the receiver time scale. Unlike traditional approaches, this architecture does not require any hardware to measure time delays. It is also not affected by any PPS resolution limitation (a.k.a “saw tooth” effect).



Before use, configure the mosaic so that it starts-up with the PPS pulses disabled, and that it performs an initial precise synchronization to GNSS time. This is done by entering the following user commands:

- **setPPSPParameters, off**
- **setClockSyncThreshold, usec500, on**
- **exeCopyConfigFile, Current, Boot**

See the Reference Guide for a detailed description of these commands. The commands above have to be entered only once, as the last “**exeCopyConfigFile**” command makes them persistent in the boot configuration.

At each subsequent (re)start of the system, the controller runs the following algorithm:

1. First, enable the output of the PVTCartesian (or PVTGeodetic) and of the ReceiverTime SBF block to the controller at the desired rate, say, 1Hz.
2. Wait until the FINETIME bit is set in the SyncLevel field of ReceiverTime, indicating that the receiver time initialization is complete.


3. Each time the `PVTCartesian` block is received by the controller, read the clock bias from its `RxClkBias` field.
4. The initial clock bias is small (typically < 200ns) thanks to the initial precise synchronization. If it is positive, adjust the tuning level to slightly decrease the oscillator frequency. If it is negative, slightly increase the oscillator frequency. Continue this process until the clock bias has converged to zero. While steering the oscillator frequency, it is recommended to keep the rate of frequency change smaller than 3 ppb per second, i.e. not to change the 10-MHz frequency by more than 0.03 Hz per second.
5. When lock is achieved, the receiver time is synchronized with GNSS time. It is time to enable the PPS from the mosaic in “RxClock” mode (using the **`setPPSPParameters`** command). In RxClock mode, the PPS pulses are aligned with the receiver time, itself locked to the 10-MHz reference from the oscillator. More specifically, the pulses are generated exactly every 10 million cycles of the oscillator (assuming a 1-Hz PPS rate), so they keep a constant phase with respect to the oscillator cycles.
6. Continue steering the clock bias to zero to keep the oscillator and the PPS aligned with GNSS time.
7. During GNSS outages, the PPS pulses from the module remain phase locked to the oscillator, ensuring seamless hold-over.

The PPS aligned as described above will typically be late by a few tens of nanoseconds. This is due to delays in the antenna, cables and RF frontend of the receiver. In the mosaic modules, the frontend RF delay is about 10 ns. Typical values for the antenna delay range from 10 to 20 ns, and coax cable delay amounts to about 5 ns per meter. If the total delay *D* is known, it can be compensated with the **`setCalibCommonDelay`** user command.

When using Fugro’s AtomiChron™, the clock bias refers to a GNSS (typically GPS) time scale during the first two to three minutes after start up, before switching to the AtomiChron™ time scale. The change of reference time scale from GPS to AtomiChron™ may lead to a clock bias shift by a couple of nanoseconds. The reference time scale is reported in the `TimeSystem` field of the `PVTCartesian` SBF block and the jump can be avoided by waiting until that field is set to “Fugro AtomiChron”.

Appendix E Frequency Reference Detection

Section 4.7.2 describes how to use the mosaic with an external frequency reference. In cases where the external frequency reference is optional, a detection circuit may be useful. An example of such circuit is described here.



With the above circuit, the module uses the external 10-MHz reference provided at the EXTERNAL REFERENCE connector if a suitable signal is detected. In the absence of external reference, it enables its internal reference. More specifically:

- if there is a valid signal at the EXTERNAL REFERENCE connector (input impedance 50Ω, detection level -14dBm, max supported level +12dBm), EXT_REF is high, 2V8_IN is floating and the external reference is routed to REF_I through U17 and U16;
- otherwise, EXT_REF is low, 2V8_IN is connected to 2V8_OUT through Q7 and REF_I is fed with REF_O through U16.


The connections to the module are the 2V8_IN, 2V8_OUT, REF_I and REF_O pins described in section 4.7. Note that the signal path includes 1 nF capacitors. It is important to use COG (NP0) types to avoid piezoelectric effects.

 Switching between external and internal frequency reference must occur when the module is powered off, or the module must be reset after switching.

Appendix F EMC Considerations


In applications in which the electronics are collocated with the GNSS antenna, cross-talk could be a major concern. GNSS signals are very weak and easily interfered by radiated harmonics of digital signals.

The most useful indicator of the signal reception quality is the C/N0 of the satellites in view. The C/N0 can be viewed in the RxControl graphical interface by clicking *View / Carrier to Noise Plot*. In open-sky conditions, the C/N0 values should reach up to 50 dB-Hz for the strong signals on L1 and L5, and up to 45 dB-Hz on L2, as illustrated below.




If the maximum C/N0 is lower than expected, interference and cross-talk from nearby electronics is likely, and the source of the problem needs to be identified. This is where the RF spectrum monitor built in the GNSS receiver comes in handy. The spectrum monitor can be accessed in RxControl under the *View / Spectrum View* menu. The spectrum can also be monitored offline if the `BBSamples` SBF blocks are logged.

The figure below shows a clean open-sky L1-band spectrum. The bump at 1575MHz corresponds to the GNSS signals at the L1/E1 frequency and is normal.




An example of interference is shown below. This particular interference at about 1598 MHz falls in the GLONASS L1 band and slightly degrades the L1 C/N0 of some GLONASS satellites.




Try to keep personal computers and other equipment more than 2 meters away from the antenna while assessing electromagnetic compatibility of the integration.

RxControl also allows to observe the time domain signal. This should look like white Gaussian noise as illustrated below.



Intermittent interference (μs -scale) has little impact if its duty cycle is below 10%. For example, these short pulses from a digital circuit close to the antenna are essentially harmless.



If interference is detected, look for the root cause by switching off devices. Typical sources of interference are:

- Unshielded flat cables carrying digital signals or power signals towards digital circuits. Particularly, cable joints tend to radiate.
- High-speed digital devices, such as application processors, modems and cameras.
- Digital signals on the application board (e.g. clock signals, SDIO signals).

If spectral peaks are observed in the spectrum, this usually relates to radiated harmonics. The source can be identified by looking for an integer relation between the observed spectral peaks and the system frequencies. For example, peaks at 1200 and 1248 MHz are an indication of an interfering source at 48 MHz as this maps to the 25th and 26th harmonic of a 48 MHz signal. This may correspond to the frequency of a microcontroller in the application.

Integration cross-talk can be solved in a number of ways:

- Shift the clock frequency of the interfering signal to avoid the GNSS bands.
- Use shielding tape with conductive adhesive.
- Shield radiating circuits, preferably all around.
- Put digital signals in inner layers of the application board.
- Change the antenna location by experimentation.
- Enable the interference mitigation feature of the GNSS receiver. Narrow spectral peaks can be eliminated with the notch filters (see the **setNotchFiltering** command). Intermittent wide-band cross-talk can often be eliminated with the wide band interference canceller (see the **setWBIMitigation** command).

The mosaic module has been designed to minimize radiation and can be used close to an antenna without additional shielding.

It is up to the integrator to ensure EMC regulations of the end-product are met. For this please respect the guidelines of section 5.5.4.

Appendix G Pad List

A2	RTC_XTALO	C16	GND	M22	GND	AA11	Reserved_NC
A3	RTC_XTALI	C17	GND	M23	2V8_IN	AA12	Reserved_NC
A4	GND	C18	VDD_3V3	N1	CTS3	AA13	GND
A5	USB_DEV_P	C19	VDD_3V3	N2	RMII_CRSDV	AA14	GND
A6	USB_DEV_N	C20	VDD_3V3	N3	Reserved_NC	AA15	GND
A7	GND	C21	Reserved_NC	N21	GND	AA16	GND
A8	USB_VBUS1	C22	Reserved_NC	N22	GND	AA17	GND
A9	Reserved_NC	C23	GND	N23	2V8_OUT	AA18	GND
A10	ONOFF	D1	TXD1	P1	GND	AA19	GND
A11	nRST_IN	D2	GND	P2	GND	AA20	GND
A12	MODULE_RDY	D3	RXD4	P3	GND	AA21	GND
A13	Reserved_NC	D21	GND	P21	GND	AA22	GND
A14	GPLED	D22	GND	P22	GND	AA23	GND
A15	GND	D23	GND	P23	VANT	AB1	SD1_CMD
A16	GND	E1	CTS1	R1	Reserved_NC	AB2	GND
A17	GND	E2	GND	R2	RMII_RXD0	AB3	GND
A18	VDD_3V3	E3	TXD4	R3	GND	AB4	GND
A19	VDD_3V3	E21	GND	R21	GND	AB5	GND
A20	VDD_3V3	E22	GND	R22	GND	AB6	GND
A21	GND	E23	GND	R23	VANT	AB7	Reserved_GND
A22	GND	F1	RXD2	T1	Reserved_NC	AB8	GND
A23	GND	F2	nRST_LAN	T2	RMII_RXD1	AB9	Reserved_NC
B1	RXD1	F3	Reserved_NC	T3	Reserved_NC	AB10	Reserved_NC
B2	LOGLED	F21	GND	T21	GND	AB11	Reserved_NC
B3	Reserved_NC	F22	GND	T22	GND	AB12	Reserved_NC
B4	GND	F23	GND	T23	GND	AB13	GND
B5	GND	G1	RTS2	U1	Reserved_NC	AB14	GND
B6	GND	G2	GND	U2	GND	AB15	GND
B7	GND	G3	Reserved_NC	U3	Reserved_NC	AB16	GND
B8	VDD_BAT	G21	GND	U21	GND	AB17	GND
B9	Reserved_NC	G22	Reserved_NC	U22	GND	AB18	GND
B10	Reserved_NC	G23	GND	U23	GND	AB19	GND
B11	Reserved_NC	H1	TXD2	V1	Reserved_NC	AB20	GND
B12	Reserved_NC	H2	RMII_TXD1	V2	MDC	AB21	GND
B13	GND	H3	Reserved_NC	V3	Reserved_NC	AB22	GND
B14	Reserved_NC	H21	GND	V21	GND	AB23	GND
B15	Reserved_NC	H22	GND	V22	GND	AC1	Reserved_NC
B16	PMIC_ON_REQ	H23	GND	V23	ANT_2	AC2	Reserved_NC
B17	GND	J1	CTS2	W1	Reserved_NC	AC3	SYNC
B18	VDD_3V3	J2	RMII_TXD0	W2	MDIO	AC4	1V8_OUT
B19	VDD_3V3	J3	Reserved_NC	W3	Reserved_NC	AC5	Reserved_NC
B20	VDD_3V3	J21	GND	W21	GND	AC6	EVENTA
B21	GND	J22	GND	W22	GND	AC7	EVENTB
B22	Reserved_NC	J23	GND	W23	GND	AC8	PPSO
B23	Reserved_NC	K1	RXD3	Y1	SD1_DATA0	AC9	Reserved_NC
C1	RTS1	K2	GND	Y2	GND	AC10	Reserved_NC
C2	Reserved_NC	K3	LOGBUTTON	Y3	Reserved_NC	AC11	Reserved_NC
C3	Reserved_NC	K21	GND	Y21	GND	AC12	Reserved_NC
C4	GND	K22	GND	Y22	GND	AC13	GND
C5	Reserved_NC	K23	GND	Y23	GND	AC14	VTUNE
C6	Reserved_NC	L1	RTS3	AA1	SD1_CLK	AC15	GND
C7	GND	L2	RMII_TXEN	AA2	RMII_CLK	AC16	REF_O
C8	Reserved_NC	L3	GP2	AA3	Reserved_NC	AC17	REF_I
C9	Reserved_NC	L21	GND	AA4	GP1	AC18	GND
C10	Reserved_NC	L22	GND	AA5	Reserved_NC	AC19	GND
C11	Reserved_NC	L23	GND	AA6	Reserved_NC	AC20	ANT_1
C12	Reserved_NC	M1	TXD3	AA7	Reserved_NC	AC21	GND
C13	Reserved_NC	M2	RMII_RXER	AA8	Reserved_NC	AC22	GND
C14	Reserved_NC	M3	GPLED2	AA9	Reserved_NC	AC23	GND
C15	GND	M21	GND	AA10	Reserved_NC		