
Preview of i.MX 8M Mini Applications Processor Reference Manual

[Get entire Reference Manual \(5319 pages, PDF\)](#)

Document Number: IMX8MMRM
Rev. 3, 11/2020



Contents

Section number	Title	Page
Chapter 1		
Introduction		
1.1	Product Overview	7
1.2	Target Applications.....	7
1.3	Acronyms and Abbreviations.....	7
1.4	Features.....	10
1.5	Architectural Overview.....	16
1.6	Primary Boot Options.....	17
1.7	Endianness Support.....	18
Chapter 2		
Memory Map		
2.1	Memory.....	19
Chapter 3		
Security		
3.1	System Security.....	33
3.2	Resource Domain Controller (RDC).....	35
Chapter 4		
ARM Platform and Debug		
4.1	ARM Cortex A53 Platform (A53).....	79
4.2	ARM Cortex M4 Platform (M4).....	85
4.3	Messaging Unit (MU).....	117
4.4	Semaphore (SEMA4).....	156
4.5	On-Chip RAM Memory Controller (OCRAM).....	174
4.6	Network Interconnect Bus System (NIC).....	177
4.7	AHB to IP Bridge (AIPSTZ).....	178
4.8	Shared Peripheral Bus Arbiter (SPBA).....	200
4.9	System Counter (SYS_CTR).....	214
4.10	TrustZone Address Space Controller (TZASC).....	252

Section number	Title	Page
4.11	System Debug.....	254
4.12	System JTAG Controller (SJC).....	258
Chapter 5 Clocks and Power Management		
5.1	Clock Control Module (CCM).....	289
5.2	General Power Controller (GPC).....	618
5.3	Crystal Oscillator (XTALOSC).....	758
5.4	Thermal Monitoring Unit (TMU).....	762
Chapter 6 SNVS, Reset, Fuse, and Boot		
6.1	System Boot.....	777
6.2	Fusemap.....	855
6.3	On-Chip OTP Controller (OCOTP_CTRL).....	865
6.4	Secure Non-Volatile Storage (SNVS).....	894
6.5	System Reset Controller (SRC).....	928
6.6	Watchdog Timer (WDOG).....	978
Chapter 7 Interrupts and DMA		
7.1	Interrupts and DMA Events.....	995
7.2	Smart Direct Memory Access Controller (SDMA).....	1010
Chapter 8 Chip IO and Pinmux		
8.1	External Signals and Pin Multiplexing.....	1259
8.2	IOMUX Controller (IOMUXC).....	1275
8.3	General Purpose Input/Output (GPIO).....	1685
Chapter 9 External Memory		
9.1	External Memory Overview.....	1705
9.2	DDR Controller (DDRC).....	1707
9.3	DDR PHY (DDR_PHY).....	1906

Section number	Title	Page
9.4	AHB-to-APBH Bridge with DMA (APBH-Bridge-DMA).....	2221
9.5	62BIT Correcting ECC Accelerator (BCH).....	2259
9.6	General Purpose Media Interface (GPMI).....	2316
Chapter 10 Mass Storage		
10.1	Enhanced Configurable SPI (ECSPI).....	2367
10.2	FlexSPI Controller (FlexSPI).....	2396
10.3	Ultra Secured Digital Host Controller (uSDHC).....	2520
Chapter 11 Connectivity		
11.1	Universal Serial Bus Controller (USB).....	2651
11.2	Universal Serial Bus 2.0 PHY (USB2_PHY).....	2927
11.3	PCI Express (PCIe).....	2940
11.4	PCI Express PHY (PCIe_PHY).....	3316
11.5	Ethernet MAC (ENET).....	3702
Chapter 12 Timers		
12.1	General Purpose Timer (GPT).....	3855
12.2	Pulse Width Modulation (PWM).....	3877
Chapter 13 Multimedia		
13.1	Multimedia Overview.....	3891
13.2	Display Block Control (DISPLAY_BLK_CTRL).....	3897
13.3	Enhanced LCD Interface (eLCDIF).....	3924
13.4	CSI Bridge (CSI).....	3967
13.5	MIPI CSI Host Controller (MIPI_CSI).....	4004
13.6	MIPI DSI Host Controller (MIPI_DSI).....	4054
13.7	MIPI D-PHY (MIPI_DPHY).....	4123
13.8	Sony/Philips Digital Interface (SPDIF).....	4175
13.9	PDM Microphone Interface (MICFIL).....	4211

Section number	Title	Page
13.10	Synchronous Audio Interface (SAI).....	4267
Chapter 14 Graphics Processing Unit (GPU)		
14.1	GPU Overview.....	4321
14.2	2D Graphics Processing Unit (GPU2D).....	4322
14.3	3D Graphics Processing Unit (GPU3D).....	4336
Chapter 15 Video Processing Unit (VPU)		
15.1	VPU Block Control (VPU_BLK_CTRL).....	4343
15.2	VPU G1 (VPU_G1).....	4350
15.3	VPU G2 (VPU_G2).....	4523
15.4	VPU H1 (VPU_H1).....	4757
Chapter 16 Low Speed Communication and Interconnects		
16.1	I2C Controller (I2C).....	5215
16.2	Universal Asynchronous Receiver/Transmitter (UART).....	5238

Chapter 1

Introduction

1.1 Product Overview

This chapter introduces the architecture of the i.MX 8M Mini Applications Processor.

The i.MX 8M Mini is a family of products focused on delivering an excellent video and audio experience, combining media-specific features with high-performance processing optimized for low-power consumption.

1.2 Target Applications

The i.MX 8M Mini Media Applications Processor is built to achieve both high performance and low power consumption and relies on a powerful fully coherent core complex based on a quad Cortex-A53 cluster with video and graphics accelerators.

The i.MX 8M Family provides additional computing resources and peripherals:

- Advanced security modules for secure boot, cipher acceleration and DRM support
- General purpose Cortex-M4 processor for low power processing
- A wide range of audio interfaces including I2S, AC97, TDM and S/PDIF
- Large set of peripherals that are commonly used in consumer/industrial markets including USB 2.0, PCIe and Ethernet

1.3 Acronyms and Abbreviations

The table below contains acronyms and abbreviations used in this document.

Acronyms and Abbreviated Terms

Acronyms and Abbreviations

Term	Meaning
ADC	Analog-to-Digital Converter
AHB	Advanced High-performance Bus
AIPS	Arm IP Bus
ALU	Arithmetic Logic Unit
AMBA	Advanced Microcontroller Bus Architecture
APB	Advanced Peripheral Bus
ASRC	Asynchronous Sample Rate Converter
AXI	Advanced eXtensible Interface
BIST	Built-In Self Test
CA/CM	Arm Cortex-A/Cortex-M
CAAM	Cryptographic Acceleration and Assurance Module
CA53	ARM Cortex A53 Core
CAN	Controller Area Network
CPU	Central Processing Unit
CSI	CMOS Sensor Interface
CSU	Central Security Unit
CTI	Cross Trigger Interface
D-cache	Data cache
DAP	Debug Access Port
DDR	Double data rate
DMA	Direct memory access
DPLL	Digital phase-locked loop
DRAM	Dynamic random access memory
ECC	Error correcting codes
ECSPI	Enhanced Configurable SPI
LPSPi	Low-power SPI
EDMA	Enhanced Direct Memory Access
EIM	External Interface Module
ENET	Ethernet
EPIT	Enhanced Periodic Interrupt Timer
EPROM	Erasable Programmable Read-Only Memory
ETF	Embedded Trace FIFO
ETM	Embedded Trace Macrocell
FIFO	First-In-First-Out
GIC	General Interrupt Controller
GPC	General Power Controller
GPIO	General-Purpose I/O
GPR	General-Purpose Register
GPS	Global Positioning System
GPT	General-Purpose Timer
GPU	Graphics Processing Unit

Table continues on the next page...

Term	Meaning
GPV	Global Programmers View
HAB	High-Assurance Boot
I-cache	Instruction cache
I2C or I ² C	Inter-Integrated Circuit
IC	Integrated Circuit
IEEE	Institute of Electrical and Electronics Engineers
IOMUX	Input-Output Multiplexer
IP	Intellectual Property
IrDA	Infrared Data Association
JTAG	Joint Test Action Group (a serial bus protocol usually used for test purposes)
ELCDIF	Liquid Crystal Display Interface
LDO	Low-Dropout
LIFO	Last-In-First-Out
LRU	Least-Recently Used
LSB	Least-Significant Byte
LUT	Look-Up Table
LVDS	Low Voltage Differential Signaling
MAC	Medium Access Control
MCM	Miscellaneous Control Module
MMC	Multimedia Card
MSB	Most-Significant Byte
MT/s	Mega Transfers per second
OCRAM	On-Chip Random-Access Memory
OCOTP	On-Chip One-Time Programmable Controller
PCI	Peripheral Component Interconnect
PCIe	PCI express
PCMCIA	Personal Computer Memory Card International Association
PGC	Power Gating Controller
PIC	Programmable Interrupt Controller
PMU	Power Management Unit
POR	Power-On Reset
PSRAM	Pseudo-Static Random Access Memory
PWM	Pulse Width Modulation
PXP	Pixel Pipeline
QoS	Quality of Service
R2D	Radians to Degrees
RISC	Reduced Instruction Set Computing
ROM	Read-Only Memory
ROMCP	ROM Controller with Patch
RTOS	Real-Time Operating System
Rx	Receive

Table continues on the next page...

Features

Term	Meaning
SAI	Synchronous Audio Interface
SCU	Snoop Control Unit
SD	Secure Digital
SDIO	Secure Digital Input/Output
SDLC	Synchronous Data Link Control
SDMA	Smart DMA
SIM	Subscriber Identification Module
SNVS	Secure Non-Volatile Storage
SoC	System-on-Chip
SPBA	Shared Peripheral Bus Arbiter
SPDIF	Sony Phillips Digital Interface
SPI	Serial Peripheral Interface
SRAM	Static Random-Access Memory
SRC	System Reset Controller
TFT	Thin-Film Transistor
TPIU	Trace Port Interface Unit
TSGEN	Time Stamp Generator
Tx	Transmit
TZASC	TrustZone Address Space Controller
UART	Universal Asynchronous Receiver/Transmitter
USB	Universal Serial Bus
USDHC	Ultra Secured Digital Host Controller
WDOG	Watchdog
WLAN	Wireless Local Area Network
WXGA	Wide Extended Graphics Array

1.4 Features

1.4.1 Arm Cortex-A53 MPCore™ Platform

The i.MX 8M Family Applications Processors are based on the Arm Cortex-A53 MPCore™ Platform, which has the following features:

- Quad symmetric Cortex-A53 processors, including:
 - 32 KB L1 Instruction Cache
 - 32 KB L1 Data Cache

Continue Reading This Reference Manual

[Get entire reference manual \(5319 pages, PDF\)](#)

Stay informed when design resources related to this product are updated.

[Go to i.MX 8M Mini](#)