

Migration guide from STM32F7 Series to STMH74x/75x, STM32H72x/73x and STMH7A3/7Bx devices

Introduction

Designers of STM32 microcontroller applications must be able to replace easily one microcontroller type with another one from the same product family or from a different family. The reasons for migrating an application to a different microcontroller can be for example:

- To fulfill extended product requirements, extra demands on memory size, or an increased number of I/Os
- Meet cost reduction constraints that require a switch to smaller components and a shrunk PCB area

This application note analyzes the steps required to migrate applications from an existing STM32F7 Series device to one of the following STM32H7 lines below:

Table 1. Applicable products

Type ⁽¹⁾	Product lines
STM32H7A3/7Bx	STM32H7A3/7B3 and STM32H7B0 Value
STM32H72x/73x	STM32H723/733, STM32H725/735, and STM32H730 Value
STM32H74x/75x	STM32H742, STM32H743/753, STM32H745/755 and STM32H750 ⁽²⁾

^{1.} These generic names are sometimes used on this document to refer to the corresponding STM32H7 lines defined on the product lines column

2. The dual core aspect of this line's devices is not considered for the purposes of this document.

This application note provides a guideline on both hardware and peripheral migration. To understand fully all the information provided by this application note, the user must be familiar with the STM32 microcontroller family.

For additional information, refer to the following documents available on www.st.com:

- STM32F75xxx and STM32F74xxx advanced Arm[®]-based 32-bit MCUs reference manual (RM0385)
- STM32H745/755 and STM32H747/757 advanced Arm®-based 32-bit MCUs reference manual (RM0399)
- STM32F76xxx and STM32F77xxx advanced Arm[®]-based 32-bit MCUs reference manual (RM0410)
- STM32H742, STM32H743/753 and STM32H750 Value line advanced Arm®-based 32-bit MCUs" reference manual (RM0433)
- STM32H7A3/7B3 and STM32H7B0 Value line advanced Arm[®]-based 32-bit MCUs reference manual (RM0455)
- STM32H723/733, STM32H725/735, and STM32H730 Value line advanced Arm[®]-based 32-bit MCUs reference manual (RM0468)



1 General information

This document applies to all STM32F7 Series devices and to the STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx lines devices. All these products are $Arm^{@}$ -based microcontrollers.

Note: Arm is a registered trademark of Arm Limited (or its subsidiaries) in the US and/or elsewhere.

arm

AN5293 - Rev 6 page 2/60



2 STM32H7 devices overview

STM32H7 devices offer extra performance compared to the STM32F7 Series devices without additional complexity. STM32H7 delivers its maximum theoretical performance by taking advantage of an L1-cache regardless of whether the code is executed from the embedded flash memory or the external memory.

STM32H7 devices, as Cortex[®]-M7 variants, are compatible with the STM32F7 Series devices (for the common packages). This compatibility allows customers to easily migrate from STM32F7 towards STM32H7 devices and to benefit from their significantly higher performance and their advanced peripherals.

STM32H7 devices include a larger set of peripherals with advanced features and optimized power consumption compared to the STM32F7 devices such as:

- · Low-power universal asynchronous receiver transmitter (LPUART)
- Single wire protocol master interface (SWPMI)
- FD controller area network (FDCAN)
- Operational amplifiers (OPAMP)
- Comparator (COMP)
- Voltage reference buffer (VREFBUF)
- Switch mode power supply step down converter (SMPS)

This migration guide covers the migration from STM32F7 Series devices towards STM32H7A3/7Bx, STM32H72x/73x, and STM32H74x/75x devices.

The new features present on STM32H7 devices but not already present on STM32F7 Series devices or other STM32H7 devices are not covered in this document. Refer to the STM32H7 devices reference manual and datasheets for more details.

The following table presents the main differences between STM32H7A3/7Bx, STM32H72x/73x, and STM32H74x/75x devices at a glance. The following sections describe the differences in detail.

Table 2. STM32H7 lines differences at a glance

Fe	eature	STH32H74x/75x	STH32H7Ax/7Bx	STH32H72x/73x
	Core	Arm Cortex-M7, MPU, DP-FPU, L1 16KB-D/16KB-I ARM Cortex-M4, MPU, SP-FPU, ART	Arm Cortex-M7, MPU, DP- FPU, L1 16KB-D/16KB-I -	Arm Cortex-M7, MPU, DP-FPU, L1 32KB-D/32KB-I
Operating range		1.62 to 3.6 V and Tj-40 to +125° C Up to +140° C with SMPS VOS1 limited to 125°C Vcore @VOS0: Tj limited to 105°C, VDD min 1.7 V No SMPS	1.62 to 3.6 V and Tj-40 to +130 ° C Vcore @VOS0: Tj limited to 105°C VDD min 1.7 V	1.62 to 3.6 V and Tj-40 to +125° C Up to 140° C with SMPS VOS1 up to 140°C Vcore @VOS0: Tj limited to 105°C VDD min 1.7 V LDO VDD min 2.2 V SMPS
	17 frequency/ MIPS	480 MHz / 1027 DMIPS in VOS0 400 MHz / 856 DMIPS in VOS1	280 MHz / 599 DMIPS in VOS0 225 MHz / 481 DMIPS in VOS1	550 MHz / 1177 DMIPS in VOS0 400 MHz / 856 DMIPS in VOS1
	d AHB max quency	240 MHz	280 MHz	275 MHz
APB ma	x frequency	120 MHz	140 MHz	137.5 MHz
Debug	SWD/ JTAG/ETM	I/I/4 Kbytes	I/I/4 Kbytes	I /I/2 Kbytes
Low-po	ower modes	Sleep, Stop, Standby, Vbat	Sleep, Stop, Retention, Standby, Vbat	Sleep, Stop, Standby, Vbat

AN5293 - Rev 6 page 3/60



2.1 STM32H74x/75x devices

The migration from STM32F7 Series devices towards STM32H743/753 devices is covered in detail in the application note *Migration of microcontroller applications from STM32F7 Series to STM32H743/753 Line* (AN4936).

The maximum theoretical performance of the STM32H74x/75x devices $Cortex^{@}$ -M7 core is 1414 CoreMark / 1027 DMIPS at 480 MHZ f_{CPLI} .

When compared to other STM32H7 devices, STM32H74x/75x devices offer the following additional features:

- one Cortex[®]-M4 (STM32H745/755 only)
- one high-resolution timer
- one additional 16b ADC
- MIPI-DSI interface for driving the DSI display (STM32H747/757)
- two additional SAI
- one additional USB (FS)

When compared to STM32H72x/73x devices, STM32H74x/75x devices offer the following additional features:

- additional flash and RAM memory
- one additional passive tamper
- · additional RAM for debug trace

When compared to STM32H7A3/7Bx devices, STM32H74x/75x devices offer the following additional features:

two additional low-power timers.

2.2 STM32H72x/73x devices overview

The maximum theoretical performance of the STM32H72/73x devices $Cortex^{\$}$ -M7 core is 2778CoreMark / 1177 DMIPS at 550 MHz f_{CPU} .

STM32H72x/73x devices are the fastest STM32H7 Series devices.

When compared to other STM32H7 devices, STM32H72x/73x devices offer the following additional features:

- more data and instruction cache
- · possibility to increase instruction tightly coupled memory size
- FMAC (filtering) and Cordic (trigonometric) blocks for mathematical acceleration
- low pin-count package (UFQFPN68)
- more 32b timers, FDCAN, UART, USART, I2C
- one low-power 12b ADC in the low-power domain
- increased acceptable temperature at high frequency (400 MHz)

When compared to STM32H74x/75x devices, STM32H72/73x devices offer the following additional features:

- two OCTOSPI interfaces, instead of a single QUADSPI
- possibility to store encrypted code or data on external Octo-SPI memories (for STM32H73x devices)
- a parallel synchronous slave interface (PSSI)
- · a digital temperature sensor

When compared to STM32H7A3/7Bx devices, STM32H72x/73x devices offer the following additional features:

- Ethernet
- two low-power timers added.

2.3 STM32H7A3/7Bx devices

The maximum theoretical performance of the STM32H7A3/7Bx devices $Cortex^{\$}$ -M7 core is 1414 CoreMark / 599 DMIPS at 280-MHZ f_{CPU} .

STM32H7A3/7Bx devices are also the entry point of the wider STM32H7 Series devices, which can be seen as an easy stepladder to benefit from the high performance, the rich connectivity and the enhanced features of this advanced platform.

AN5293 - Rev 6 page 4/60



When compared to other STM32H7 devices, STM32H7A3/7Bx devices offer the following additional features:

- further optimized power consumption, significant in the low-power modes
- simplification of the power domains
- · increased internal RAM size, very useful for graphics applications
- DFSDM increased to nine filters with dedicated DMA
- graphical oriented memory management unit (GFXXMMU)
- one DAC in low-power domain
- new tampers and active tamper which increases the security level

When compared to STM32H743/753 devices, STM32H7A3/7Bx devices offer the following additional features:

- two OCTOSPI interfaces, instead of a single QUADSPI
- possibility to store encrypted code or data on external Octo-SPI memories (for STM32H7B3 devices)
- a parallel synchronous slave interface (PSSI)
- a digital temperature sensor

When compared to STM32H72x/73x devices, STM32H7A3/7Bx devices offer the following additional features:

- · increased flash memory size
- ipeg decoder
- DFSDM increased to nine filters with dedicated DMA
- graphical oriented memory management unit (GFXXMMU)
- additional RAM for debug trace.

AN5293 - Rev 6 page 5/60



System architecture differences between STM32F7 and STM32H7 Series

STM32F7 Series devices have one single available domain: an embedded AHB bus matrix.

In STM32H72x/73x and STM32H74x/75x devices there are three domains: an AXI bus matrix and two AHB bus matrices. Bus bridges permit the interconnection of the bus masters with the bus slaves:

- **D1 domain**: is the high bandwidth / high performance domain with the Cortex-M7 core and acceleration mechanisms. This domain encompasses the high-bandwidth features and the smart management thanks to the AXI bus matrix.
- D2 domain: is the "I/O processing" domain. It encompasses most peripherals that are less bandwidth demanding.
- **D3 domain**: it embeds up to 64-Kbyte RAM and has a subset of peripherals to run the basic functions while the domains 1 and 2 can be shut-off to save power (autonomous mode).

For the STM32H7A3/7Bx devices, the D1 and D2 domains are merged in a single domain called CD domain (or CPU domain) and the D3 domain evolved into a domain called SRD domain (or smart-run domain).

- **CD domain**: the CPU domain encompasses the Cortex-M7 core, the AXI bus matrix, an AHB bus matrix and most of the peripherals.
- **SRD domain**: it embeds a 32-Kbyte RAM and some peripherals to run basic functions while the CPU domain is in low-power mode (autonomous mode). For STM32H7A37Bx devices the power consumption in autonomous and Stop modes of this domain has been further optimized.

The differences in power modes are addressed on the Power (PWR) section of this application note.

The table below and the two subsequent figures illustrate the system architecture differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 3. Available bus matrix on STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Device	AHB bus matrix	AXI bus matrix
STM32F7 Series	1	NA
STM32H74x/75x and STM32H72x/73x	2	1
STM32H7A3/7Bx	2	1

AN5293 - Rev 6 page 6/60






Figure 1. STM32F7 Series devices system architecture

Note: I/D cache size:

- For STM32F74xxx and STM32F75xxx devices: 4 Kbytes.
- For STM32F72xxx and STM32F73xxx devices: 8 Kbytes.
- For STM32F76xxx and STM32F77xxx devices: 16 Kbytes.

AN5293 - Rev 6 page 7/60

MSv44011V13



Masters Masters

Note 1: Not available in STM32H742xx devices DMA1 AHBP USB HS1 USB HS2 ITCM-RAM Cortex®-M7 Note 2: Not available in DTCM-RAM STM32H750xx devices DMA1_PERIP DMA2_PERIP DMA1_MEM DMA2_MEM MDMA DMA2D SDMMC1 D1-to-D2 AHB bus AHB AHB (ASIB1) (ASIB2) (ASIB3) (ASIB4) (ASIB5) (ASIB5) APB3 SRAM1 APB AHB3 SRAM2 Flash 1 SRAM3⁽¹⁾ Flash 2(2) AHB1 AHB2 A QUADSPI APB1 AXI SRAM APB2 5 GPV 64-bit AXI bus matrix 1 D1 Domain D2-to-D1 AHB bus 32-bit AHB bus matrix 2 - 64-bit bus (AXI) 32-bit bus AHB D2 Domain D2-to-D1 AHB bus - ITCM bus AHBS bus D1-to-D3 AHB bus D2-to-D3 AHB bus AHBP bus Bus multiplexer DTCM bus BDMA n The domain number Inter-domain bus (32-bit AHB) APB bus 3 AHB4 APB4 AXI bus matrix (D1 domain) AHBx pripherals Master AHB bus matrix (D2 domain) APBx pripherals SRAM4 interfaces AHB bus matrix (D3 domain) Internal memory 32-bit AHB bus matrix Bckp SRAM Slave D3 Domain interfaces

Figure 2. STM32H74x/75x devices system architecture

Note: STM32H74x/75x devices supports 16-Kbyte instruction cache and 16-Kbyte data cache.

External interface

AN5293 - Rev 6 page 8/60



USB HS1 Cortex®-M7 ITCM-RAM L1-Cache DTCM-RAM Shared SRAM MA1_PERIPH PERIP DMA2_MEM D1-to-D2 DMA2D SDMMC1 MDMA AHB bus AHB IAXI
3IB2 ASIB3 ASIB4 DMA2 AHB AXI (ASIB1) (AS 34 ASIB5 SRAM1 SRAM2 Flash FMC AHB1 AHB2 A OTFDEC2 -OCTOSPI2 OTFDEC1 OCTOSPI1 -APB1 APB2 SRAM AHB AHB3 APB3 GPV 64-bit AXI bus matrix 1 **D1** Domain 32-bit AHB bus matrix 2 D2-to-D1 AHB bus D2-to-D1 AHB bus D1-to-D3 AHB bus D2-to-D3 AHB bus 32-bit bus AHB - 64-bit bus (AXI) ITCM bus AHBS bus AHBP bus DTCM bus Bus multiplexer **BDMA** n The domain number Inter-domain bus (32-bit APB bus AHB) 6 3 AXI bus matrix (D1 domain) AHBx pripherals AHB4 — APB4 AHB bus matrix (D2 Master APBx pripherals SRAM4 interfaces AHB bus matrix (D3 Internal memory 32-bit AHB bus matrix Bckp SRAM domain) Slave D3 Domain interfaces Masters External interface

Figure 3. STM32H72x/73x devices system architecture

MSv66817V2

Note: STM32H72x/73x devices supports 32-Kbyte instruction cache and 32-Kbyte data cache.

AN5293 - Rev 6 page 9/60






Figure 4. STM32H7A3/7Bx devices system architecture

Note: STM32H7B0x support a single bank (flash Bank1 only)

AN5293 - Rev 6 page 10/60



4 Hardware migration

4.1 Available packages

The available packages on STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices are listed in the table below.

STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices support the switched-mode power supply (SMPS) step-down converter available in some specific packages, which are not compatible with the legacy packages (see table below and refer to Figure 6).

Table 4. Available packages on STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Package	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx	Regulator
LQFP64		NA	NA		
LQFP100				Available	
TFBGA100	Available	Available	Available	Available	
LQFP144			Available		
UFBGA144		NA		NA	
UFBGA169	NA			INA	LDO ⁽¹⁾
UFBGA176+25		Available		Available	
LQFP176	Available	Available		Available	
LQFP208	Available			NA	
TFBGA216		NA		Available	
TFBGA240		Available	NA	NA	
VFQFPN68 SMPS					
LQFP100 SMPS		NA			
TFBGA100 SMPS					
LQFP144 SMPS		Available	Available		
UFBGA169 SMPS	NA	NA		Available	LDO/SMPS/
UFBGA176+25 SMPS					regulator bypass
LQFP176 SMPS		Available		-	
LQFP208 SMPS			NA	NA	
TFBGA225 SMPS		NA		Available	
WLCSPxxx		S	Specific for each device	ce	

^{1.} STM32F7 Series and STM32H7A3/7Bx Ines devices can be used in Regulator bypass mode.

AN5293 - Rev 6 page 11/60

PA13

VCAP



4.2 Pinout compatibility

STM32F7 Series devices and STM32H74x/75x devices are pin to pin compatible with the STM32H7A3/7Bx devices (with some restrictions for the LQFP64, TFBGA100, LQFP176, UFBGA176 and TFBGA216 packages). In STM32H72x/73x devices, LQFP100 SMPS pin 72 is VCAP whereas it is PE0 for STM32H7A3/7Bx.

In STM32H7A3/7Bx devices, a second VCAP pin is added for the LQFP64 package; in consequence, several GPIOs are no longer compatible with STM32F7 Series devices. See below table and figure for more details.

STM32F7 Series STM32H7A3/7Bx **Package** Pin 38 PC7 PC7 PC8 PC9 39 40 PC9 PA8 PA8 PA9 41 LOFP64 42 PA9 **PA10** 43 PA10 PA11 44 **PA11** PA12


Table 5. LQFP64 package compatibility between STM32F7 Series and STM32H7A3/7Bx devices

Figure 5. LQFP64 package compatibility

PA12

PA13

45 46



For the TFBGA100, LQFP176, UFBGA176 and TFBGA216 packages, the BYPASS_REG pin is replaced in the STM32H7 Series with a VSS pin.

For the STM32F7 Series devices, the BYPASS_REG pin connected to VDD permits to select the mode where the internal regulator is switched off and the core supply is externally provided.

For the STM32H7 Series devices, there is no dedicated pin that defines if the regulator is in bypass mode or which regulator(s) is/are used. It is done through software at system startup. Both LDO and SMPS regulators are enabled by default during startup and the user software defines if the LDO or the SMPS or both are switched off (see Figure 6).

Note: Special care has to be taken if an STM32F7 Series device is replaced with an STM32H7 device on a PCB board where the BYPASS_REG pin is set to VDD (see the table below).

The following table and figure illustrate the BYPASS_REG pin incompatibility in TFBGA100, LQFP176, UFBGA176 and TFBGA216 packages and the system supply configuration on the STM32F7 Series devices and STM32H74x/75x devices.

AN5293 - Rev 6 page 12/60




Table 6. BYPASS_REG pin incompatibility between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Package	Pin/ ball	STM32F7 Series	STM32H74x/ 75x	STM32H72x/ 73x	STM32H7A3/7Bx	Comment
TFGA100	Ball E6		VSS	VSS	VSS	
LQFP176	Pin 48	BYPASS REG	VSS	NA		Impacts only the boards designed with STM32F7 Series devices in the regulator
UFBGA176+25	Ball L4	BTPASS_REG	VSS	NA	V33	bypass mode (BYPASS_REG set to VDD)
TFBGA216	Ball L5		NA	NA		_

AN5293 - Rev 6 page 13/60


Figure 6. System supply configuration on STM32H74x/75x and STM32H7A3/7Bx devices with SMPS



MSv48170V3

AN5293 - Rev 6 page 14/60

Figure 7. System supply configuration on STM32H74x/75x and STM32H7A3/7Bx devices without SMPS



AN5293 - Rev 6 page 15/60



4.3 System bootloader

The system bootloader is located in the system memory, programmed by ST during production. The system bootloader permits to reprogram the flash memory using one of the supported serial interfaces. More details are provided in the following table:

Table 7. STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices bootloader communication peripherals

System bootloader peripherals	STM32F7 Series I/O pin	STM32H74x/75x I/O pin	STM32H7A3/7Bx I/O pin	STM32H72x/73x I/O pin	
DFU		USB OTG FS (PA	11 / PA12) in device mode		
USART1		P	A9 / PA10		
USART 2	NA		PA2 / PA3		
USART3	PB10 / PB11	DR10	/ PB11	PB10 / PB11	
USARTS	PC10 / PC11	PBIO	/ FBII	PD8 / PD9	
I2C1		F	PB6 / PB9		
I2C2		F	PF0 / PF1		
I2C3		F	PA8 / PC9		
SPI1		PA7 / F	PA6 / PA5 / PA4		
SPI2		PI3 / PI2 / PI1 / PI0)	NA	
SPI3	NA		PC12 / PC11/ PC10 / PA15		
SPI4	PE14 / PE13 / PE12 / PE11				
EDCANI4	PB5 / PB13 ⁽¹⁾	NIA	PH13 / PH14	PH13 / PH14	
FDCAN1	PD0 / PD1 ⁽²⁾	NA	PD1 / PD0	PD1 / PD0	

^{1.} Available on the STM32F74xxx/75xxx and STM32F76xxx/77xxx devices.

AN5293 - Rev 6 page 16/60

^{2.} Available on the STM32F72xxx/73xxx devices.



5 Boot mode compatibility

The STM32F7 Series devices, the STM32H74x/75x, STM32H72x/73x, and the STM32H7A3/7Bx devices boot spaces are based on BOOT0 and boot address option bytes as described in the table below.

For the STM32F7 Series devices, the boot base address supports any address in the range from 0x0000 0000 to 0x3FFF FFFF while in STM32H74x/75x, STM32H72x/73x, and the STM32H7A3/7Bx, the boot base address supports any address in the range from 0x0000 0000 to 0x3FFF 0000.

Table 8. Boot mode compatibility between STM32F7 Series, STM32H74x/75x, STM32H72x/73x, and STM32H7A3/7Bx devices

Boot mode selection		STM32F7 Series	STM32H74x/75x, STM32H72x/73x,	
Boot	Boot address option bytes	STWISZET Series	and STM32H7A3/7Bx	
0	BOOT ADD0[15:0]	Boot address defined by user option byte BOOT_ADD0[15:0]	Boot address defined by user option byte BOOT_ADD0[15:0]	
-	200121220[1010]	ST programmed value: flash on ITCM at 0x0020 0000	ST programmed value: flash memory at 0x0800 0000	
4	DOOT ADDAME.OL	Boot address defined by user option byte BOOT_ADD1[15:0]	Boot address defined by user option byte BOOT_ADD1[15:0]	
'	BOOT_ADD1[15:0]	ST programmed value: System bootloader at 0x0010 0000	ST programmed value: System bootloader at 0x1FF0 0000	

AN5293 - Rev 6 page 17/60



6 Peripheral migration

6.1 STM32 product cross-compatibility

The STM32 microcontrollers embed a set of peripherals, which can be classed in three categories:

- The first category is for the peripherals that are by definition common to all products. Those peripherals are identical, so they have the same structure, registers, and control bits. There is no need to perform any firmware change to keep the same functionality at the application level after migration. All the features and behavior remain the same.
- The second category is for the peripherals that are shared by all STM32 products but have only minor differences (in general to support new features), so the migration from one product to another is very easy and does not need any significant new development effort.
- The third category is for peripherals that have been considerably changed from one product to another (new architecture, new features...). For this category of peripherals, the migration requires a new development at application level.

This table below shows the STM32 peripheral compatibility between the STM32F7 Series, STM32H74x/75x and STM32H7A3/7Bx devices. The software compatibility mentioned in this table refers only to the register description for *low-level* drivers. The Cube hardware abstraction layer (HAL) is compatible between STM32F7 Series devices, STM32H74x/75x and STM32H7A3/7Bx devices.

Table 9. Peripheral summary for STM32F7 Series, STM32H74x/75x, STM32H72x/73x, and STM32H7A3/7Bx devices

Peripheral		STM32F7 Series	STM32H74x/75x	STM32H7A3/7Bx	STM32H72x/73x	Compatibility/ comments
Power :	supply	 Power supply for I/Os: 1.71 to 3.6 V Internal regulator VDD = 1.7 to 3.6 V 	 Power supply for I/Os: 1.62 to 3.6 V Internal regulator VDDLDO = 1.62 to 3.6 V SMPS step down converter VDDSMPS = 1.62 to 3.6 V 			-
Maximum	frequency	216 MHz	480 MHz	280 MHz	550 MHz	-
MPU regio	n number	8		16		-
Flash m	nemory	Up to	Up to 2 Mbytes single or dual bank			With ECC protection for STM32H7 Series devices
	System	512 Kbytes	~1 Mbyte (992 Kbytes)	~1.3 Mbytes (1312 Kbytes)	564 Kbytes	With ECC protection for STM32H72/72/724/75, ECC protection on TCM and cache only for STM32H7A/7B
SRAM	ITCM	16 Kbytes	64 Kbytes		64 Kbytes to 256 Kbytes	-
	DTCM		128	3 Kbytes		-
	Data cache		16 Kbytes		32 Kbytes	-
	Instruction cache		16 Kbytes 32 Kbytes			-
	Backup		4	Kbytes		-
Common	FMC			1		-
peripherals	QUADSPI		1	N	Α	-

AN5293 - Rev 6 page 18/60



Peripheral		STM32F7 Series	STM32H74x/75x	STM32H7A3/7Bx	STM32H72x/73x	Compatibility/ comments	
Common peripherals	OCTOSPI		NA	2	2		
	Ethernet		1	NA	1	-	
	High resolution	NA	1	N	A	-	
Timers	General purpose		10		12	-	
Timero	PWM			2		-	
	Basic			2		-	
	Low-power	1	5	3	5	-	
RNO	3			Yes		-	
	SPI/I2S	4/3	6/3	6/	/4	Wakeup from stop capability for STM32H7 Series	
	I2C		4		5	-	
	USART		4	Ę	5	-	
	UART		4	Ę	5	-	
	LPUART	NA		1		-	
-	SAI	2	4	2	-		
	SPDIFRX		4 inputs				
	SWPMI	NA	NA 1				
Communication	MDIO		-				
interfaces	SDMMC		-				
	CAN	x3 CANs (2.0B active)	x2 CAN FD (FDCAN1 supports TTCAN) x3 CAN FD (FDCAN1 supports TTCAN)			-	
	USB OTG FS		1 NA			-	
	USB OTG HS		Support FS and HS with ULPI				
	HDMI-CEC			1		-	
	DFSDM		1	2	1	-	
	number of filters		4	8/1	4	-	
Digital camera	DCMI			1		-	
interface	PSSI		NA	1		-	
MIPI-DS	l host		1	NA NA		Available only on specific packages	
	LCD-TFT			1		-	
Graphics	Chrom- ART Accelerator ™ (DMA2D)			1		YCbCr to RGB color space conversion on STM32H7 Series	
	JPEG Codec		1		NA		

AN5293 - Rev 6 page 19/60



Periph	eral	STM32F7 Series	STM32H74x/75x	STM32H7A3/7Bx	STM32H72x/73x	Compatibility/ comments
Graphics	GFXMMU		NA	1	NA	Graphical oriented memory management unit
GPIC	Os	Up to 159	Up to	168	Up to 128	-
	ADC 12b	3	N	A	1	Available down to
	ADC 16b	NA	3	2	2	1.62 V for STM32H7 Series
Analog	12-bit DAC	2 c	hannels	3 channels	2 channels	-
peripherals	Operational amplifiers	NA		2		-
	Ultra-low- power comparator	NA		2		-
-		General- purpose DMA: 16-stream DMA controller with FIFOs and burst support	4 DMA controllers to unload the CPU • x1 high-speed general-purpose master direct memory access controller (MDMA) • x2 dual-port DMAs with FIFO and request router capabilities for optimal peripheral management • x1 basic DMA with request router capabilities	5 DMA controllers to unload the CPU • x1 high-speed general-purpose master direct memory access controller (MDMA) • x2 dual-port DMAs with FIFO and request router capabilities for optimal peripheral management • x1 basic DMA with request router capabilities • x1 basic DMA dedicated to the DFSDM	4 DMA controllers to unload the CPU • x1 high-speed general-purpose master direct memory access controller (MDMA) • x2 dual-port DMAs with FIFO and request router capabilities for optimal peripheral management • x1 basic DMA with request router capabilities	On STM32H7 Series: No limitation for peripheral requests thanks to DMAMUX DMA1 and DMA2 can access to peripherals in APB1/APB2 buses Peripheral request mapping is no longer managed by the DMA controller but by the DMAMUX controller
Cryptographic	acceleration	• HMAC	D5, SHA-1, SHA-2)	_		-
	ROP	True rand ROP	om number generato	r one secure-only area	e ner flach hank	
Security	Tamper	Tamper	Tamper	Active tamper	Tamper	-
	F -	1	F -		F -	

AN5293 - Rev 6 page 20/60



6.2 Memory organization

6.2.1 RAM size

The following table illustrates the difference of RAM size between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 10. Comparison of RAM size between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Memory	STM32F7 Series	STM32H74x/75x	STM32H7A3/7Bx	STM32H72x/73x	Units	
ITCM-RAM	16		64	64 ⁽¹⁾		
DTCM-RAM	128(2)		128			
AXI-SRAM	_	512	1024	128 ⁽¹⁾		
AXI-SIXAWI	-	312	(split in 3 SRAMs)	12007		
SRAM1	368	128 64		16	Kbyte	
SRAM2	16	128	64	16	Royle	
SRAM3	NA	32	NA	NA		
SRAM4	NA	64 32		16		
Backup SRAM		4				
Total	532	1060	1380	564		

^{1.} Can be increased with ITCM / AXI hared memory.

AN5293 - Rev 6 page 21/60

^{2. 64}k bytes for STM32F74xxx/75xxx devices.



6.2.2 Memory map and peripherals register boundary addresses

The table and figure below illustrate the memory addresses between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.


Table 11. Memory organization and compatibility between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Mem	ory	STM32F7	STM32H74/75	STM32H7A/7B	STM32H72/73	Comments
ITCM-	RAM	0x0000 0000 – 0x0000 3FFF	0x0000 0000 – 0x0000 FFFF		0x0000 0000 - 0x0000 FFFF 0x0000 0000 - 0x0001 FFFF 0x0000 0000 - 0x0002 FFFF 0x0000 0000 - 0x0003 FFFF	STM32H72/73 size depends on shared memory assignment
DTCM	-RAM		0x2000 0000 – 0x	Some STM32F7 devices feature only 64 Kbytes		
			0x0800 0000 - 0x080F FFFF			STM2H74/75xxI STM32H7B3/H7A3xI STM32H72/73xxG
	Bank1	Flash bank 1 0x0800 0000 - 0x080F FFFF	0x08	STM2H74/75xxG STM32H7B3/ H7A3xG STM32H72/73xxE		
		Flash bank 2	0x08	Value line		
FLASH		0x0810 0000 - 0x081F FFFF	0,0000			STM2H74/75xxl STM32H7B3/H7A3xl
	Bank2	0x0810 0000 - 0x0817 FFFF		NA	STM2H74/75xxG STM32H7B3/ H7A3xG	
				NA		Value line
	Flash - ITCM	0x0020 0000 – 0x003FF FFFF	NA			NA
System	Bank1	0x1FF0 0000 – 0x1FF0 EDBF	0x1FF0 0000 – 0x1FF1 FFFF	0x1FF0 0000 – 0x1FF0 FFFF	0x1FF0 0000 – 0x1FF0 FFFF	NA
memory	Bank2	NA	0x1FF4 0000 – 0x1FF5 FFFF	0x1FF1 0000 – 0x1FF1 FFFF		NA

AN5293 - Rev 6 page 22/60



Figure 8. RAM memory organization of STM32F7 Series, STM32H743/753 and STM32H7A3/7Bx devices



Note: DTCM-RAM size:

- 128 Kbytes STM32F76xxx, STM32F77xxx and STM32H743/753 and STM32H7A3/7B0/7B3 devices
- 64 Kbytes for the STM32F75xxx and STM32F74xxx devices

AN5293 - Rev 6 page 23/60



6.2.3 Peripheral register boundary addresses

The peripheral address mapping has been changed for most of peripherals in the STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices versus the STM32F7 Series devices.

For more details about registers boundary addresses differences refer to Memory map and register boundary addresses section of RM0368, RM0385, RM0410, RM0433 and RM0455 reference manuals.

Section 6.2.2 Memory map and peripherals register boundary addresses shows the detail of all the peripherals address mapping differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 12. Examples of peripheral address mapping differences between STM32F7 Series,STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Peripheral	STM32F 7 Series devices	STM32H 74/75 devices	STM32H 72/73 devices	STM32H 7A/7B devices	STM32F7 Series devices	STM32H74/75 devices	STM32H72/73 devices	STM32H7A/7 B devices
		В	us			Base a	ddress	
QUADSPI control	AF	IB3	N	Α	0xA000 1000 - 0xA000 1FFF		NA	
GPIOA	AHB1	ALI	B4 (D3 or S	DD)	0x4002 0000 - 0x4002 03FF	0x580)2 0000 - 0x5802	03FF
RCC	АПБІ	АП	54 (D3 01 5	KD)	0x40023800 - 0x40023BFF	0x58	024400 - 0x5802	47FF
DFSDM2		NA		AHB4 (SRD)		NA		0x5800 6C00 - 0x5800 73FF
DTS	N	IA	AHB4 (D	3 or SRD)	N	IA	0x5800 6800 -	0x5800 6BFF
RTC2 and Backup reg	AHB1	AHB4	1 (D3)	NA	0x4000 2800 - 0x4000 2BFF		- 0x5800 43FF	NA
Tamp and Backup reg	NA				NA		0x5800 4400 0x5800 47F	
RTC3				AHB4 (SRD)				0x5800 4000 - 0x5800 43FF
DAC2			NA				NA	0x5800 3400 - 0x5800 37FF
GFXMMU				AHB3				0x5200 C000 - 0x5200 EFFF
OTFDEC2					-		0x5200 BC00 - 0x5200 BFFI	
OTFDEC1							0x5200 B800 - 0x5200 BBFF	
OTCOSPI I/O manager	N	IA			N	IA	0x5200B400 - 0x5200B7FF	
Delay block OCTOSPI2			AH	IB3			0x5200 B000 - 0x5200 B3	
OCTOSPI2	_						0x5200 A000 -	0x5200 AFFF
Delay block								
OCTOSPI1							0x5200 6000 - 0x5200 63FF	
OCTOSPI1							0x5200 5000 - 0x5200 5FFF	
QUADSPI	AH	IB3	N	Α	0xA000 1000 - 0xA000 1FFF	0x5200 5000 - 0x5200 5FFF	NA	

AN5293 - Rev 6 page 24/60



Peripheral	STM32F 7 Series devices	STM32H 74/75 devices	STM32H 72/73 devices	STM32H 7A/7B devices	STM32F7 Series devices	STM32H74/75 devices	STM32H72/73 devices	STM32H7A/7 B devices
		В	us			Base a	ddress	
BDMA1	NA AHB2			NA			0x48022C00 - 0x48022FFF	
HSEM	NA	AHB4			NA	0x58026400 - 0x580267FF		0x48020800 - 0x4802 0BFF
PSSI	N	A	AH	IB2	N	NA 0x48020400		0x4802 07FF
CRC	AHB1	HB1 AHB4 (D3) AHB1		0x4002 3000 - 0x4002 33FF	0x5802 4C00	- 0x5802 4FFF	0x4002 3000 - 0x4002 33FF	
DFSDM1	APB2			0x4001 7400 - 0x4001 77FF	0y4001 /000 = 0y4001 /3EE		0x4001 7800 - 0x4001 7FFF	
USART10	NA APPO		N	IA	0x4001 1C00	- 0x4001 1FFF		
UART9	l N	NA APB2		DZ	IN	IA.	0x4001 1800 -	0x4001 1BFF

6.3 Flash memory

Table 13 presents the differences of the flash memory interface between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx and devices.

The STM32H7 Series devices instantiate a different flash memory module both in terms of architecture and interface. For more information on programming, erasing and protection of STM32H7 Series devices refer to the corresponding product's reference manual.

Table 13. Flash memory differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Flash	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx	
Mapping	AHB	AXI			
Flash address	 STM32F76xxx/ STM32F77xxx Flash - AXI 0x0800 0000 - 0x081F FFFF STM32F746xx/ STM32F756xx Flash - AXI 0x0800 0000 - 0x080F FFFF STM32F76xxx/ 	 Flash bank 1 0x0800 0000 – 0x080F FFFF Flash bank 2 0x0810 0000 – 0x081F FFF 	• Flash bank 1 0x0800 0000 – 0x080F FFFF	 Flash bank 1 0x0800 0000 – 0x080F FFFF Flash bank 2 0x0810 0000 – 0x081F FFF 	
	• STM32F76XXX/ STM32F77XXX Flash – ITCM 0x0020 0000 – 0x003F FFFF • STM32F746xx/ STM32F756xX Flash – ITCM 0x0020 0000 – 0x002FF FFFF	NA			
Main / program memory	STM32F76xxx/ STM32F77xxx Up to 2 Mbytes (single/dual bank) Single bank: up to 256-Kbyte sector size Dual bank: up to 128- Kbyte sector size	Up to 2 Mbytes (dual bank) 128-Kbyte size sector	Up to 1 Mbyte (single bank) 128-Kbyte size sector	Up to 2 Mbytes (dual bank) 8-Kbyte size sector	

AN5293 - Rev 6 page 25/60



Flash	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx	
Main / program memory	STM32F746xx/ STM327F56xx Up to 1 Mbyte (single bank) Up to 256-Kbyte sector size				
	Programming granularity: 64 bits Flash line width: 256 bits or 128 bits	Programming granularity: 256 bits Flash line width: 256 bits		Programming granularity: 128 bits Flash line width: 128 bits	
Wait state	Up to 9 (depending on the supply voltage and frequency)	Up to 4 (depending on the core voltage and frequency)		Up to 6 (depending on the core voltage and frequency)	
Option bytes	32 bytes	2 Kbytes			
OTP	1024 bytes	NA		1024 bytes	
Features	STM32F76xxx/STM32F77xxx Read while write (RWW) Supports dual boot mode Sector, mass erase and bank mass erase (only in Dual-bank mode)	Sector erase, bank Dual-bank organizatwo read/program/eon the two banks	, half-word and byte erase and mass era ation supporting simerase operations can e address mapping of	read / write operations ase ultaneous operations: n be executed in parallel of the user flash memory	
		Readout protection (F	RDP)		
Protection mechanisms	MA	 1 PCROP protection area per bank (execute-only memory) 1 secure area in user flash memory per bank 			
	NA	Sector write po		Sector write protection 32-Kbyte sectors	

6.4 Nested vectored interrupt controllers (NVIC)

The table below presents the interrupt vector differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 14. Interrupt vector differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Position	STM32F7 Series	STM32H74x/75x	STM32H7A3/7Bx		
2	NA	R	RTC_TAMP_STAMP_CSS_LSE		
18	ADC		ADC1_2		
19	CAN1_TX		FDCAN1_IT0		
20	CAN1_RX0		FDCAN2_IT0		
21	CAN1_RX1	FDCAN1_IT1			
22	CAN1_SCE		FDCAN2_IT1		
24	TIM1_BRK_TIM9		TIM1_BRK		
25	TIM1_UP_TIM10		TIM1_UP		
26	TIM1_TRG_COM_TIM11		TIM1_TRG_COM		
42	OTG_FS WKUP	OTG_FS WKUP Reserved		DFSDM2	
61	ETH	ETH	ł	Reserved	
62	ETH_WKUP	ETH_WKUP	ETH_WKUP	Reserved	

AN5293 - Rev 6 page 26/60



Position	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx		
63	CAN2_TX					
64	CAN2_TX	Rese	DFSDM1_FLT4 (filter 4)			
65	CAN2_RX1	Rese	rved	DFSDM1_FLT5 (filter 5)		
66	CAN2_SCE	Rese	rved	DFSDM1_FLT6 (filter 6)		
67	OTG_FS	Rese	rved	DFSDM1_FLT7 (filter 7)		
81	-		FPU			
92	QUADSPI	QUADSPI	OCTOSPI			
97	Reserved		SPDIFRX			
98	DSIHOST	OTG_FS_EP1_OUT	Reserved			
99	DFSDM1_FLT1	OTG_FS_EP1_IN	Reserved			
100	DFSDM1_FLT2	OTG_FS_WKUP	Reserved			
101	DFSDM1_FLT3	OTG_FS	Reserved			
102	DFSDM1_FLT4		DMAMUX1_OV			
103	SDMMC2	HRTIM1_MST	Reserved			
104	CAN3_TX	HRTIM1_TIMA	Reserved			
105	CAN3_RX0	HRTIM_TIMB	Reserved			
106	CAN3_RX1	HRTIM1_TIMC	Reserved			
107	CAN3_SCE	HRTIM1_TIMD	Reserved			
108	JPEG	HRTIM_TIME	Reserved			
109	MDIOS	HRTIM1_FLT	Reserved			
110			DFSDM1_FLT0 (filter	0)		
111	NA	DFSDM1_FLT1 (filter 1)				
112	IVA	DFSDM1_FLT2 (filter 2)				
113			DFSDM1_FLT3 (filter	3)		
114	NA	SAI3	Reserved			
115			SWPMI1			
116			TIM15			
117		TIM16				
118	NA	TIM17				
119	NA .		MDIO_WKUP			
120			MDIO			
121		JPEG	NA	JPEG		
122			MDMA			
123	NA	DSI/DSI_WKUP	Reserved			
124	NA		SDMMC2			
125	IVA	HSEM0				
127	NA	ADO	C3	DAC2		
128			DMAMUX2_OVR			
129	NIA		BDMA_CH1			
130	NA	BDMA_CH2				
131			BDMA_CH3			

AN5293 - Rev 6 page 27/60



Position	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx		
132			BDMA_CH4			
133		BDMA_CH5				
134			BDMA_CH6			
135	NA		BDMA_CH7			
136	INA .		BDMA_CH8			
137			COMP			
138			LPTIM2			
139			LPTIM3			
140	NIA	LPT	IM4	UART9		
141	NA	LPT	IM5	USART10		
142	NA		LPUART1			
143	NA	WWDG1_RST	Reserved			
144	NIA		CRS			
145	NA		ECC			
146		SA	Reserved			
147	NA	Reserved	TEMP_IT			
148		Reserved Reserved				
149	NA	WKUP				
150			OCTOSPI2			
151			OTFDEC1			
152			OTFDEC2			
153			FMAC	GFXMUX		
154			CORDIC	BDMA1		
155			UART9			
156	NA		USART10			
157			I2C5_EV			
158			I2C5_ER	NIA		
159			FDCAN3_IT0	NA		
160			FDCAN3_IT1			
161			TIM23			
162			TIM24			

6.5 Extended interrupt and event controller (EXTI)

6.5.1 EXTI main features in STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

The extended interrupt and event controller (EXTI) manages wakeup through configurable and direct event inputs. It provides wakeup requests to the power control, it generates interrupt requests to the CPU NVIC and to the D3/SRD domain DMAMUX2. It also generates events to the CPU event input.

The asynchronous event inputs are classified in two groups:

• Configurable events (active edge selection, dedicated pending flag, triggerable by software)

AN5293 - Rev 6 page 28/60



- Direct events (interrupt and wakeup sources from other peripherals, requiring to be cleared in the peripheral) with the following features:
 - Fixed rising edge active trigger
 - No interrupt pending status register bit in the EXTI (the interrupt pending status is provided by the peripheral generating the event)
 - Individual interrupt and event generation mask
 - No SW trigger possibility
 - Direct system SRD domain wakeup events, that have a SRD pending mask and status register and may have a SRD interrupt signal

The table below describes the difference of EXTI event input types between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.


Table 15. EXTI event input types differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Main features	STM32F7 Series	STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx
Configurable events	Available	Available
Direct events	-	Available

6.5.2 EXTI block diagram in STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

As shown in Figure 9, the EXTI consists of a register block accessed via an APB interface, an event input trigger block, and a masking block. The register block contains all the EXTI registers. The event input trigger block provides an event input edge triggering logic.

Figure 9. EXTI block diagram on STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices



Note: For more details about EXTI functional description and registers description, refer to RM0455.

The table below presents the EXTI line differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 16. EXTI line differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

EXTI line	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx	Event input type
LATTIME	STWISZET Series	Source Source		Source	Event input type
0 - 15	EXTI[15:0]	EXTI[15:0]			Configurable
16	PVD output	PVD and AVD			Configurable
17	RTC alarm event	RTC alarms			Configurable

AN5293 - Rev 6 page 29/60



		STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx	<u> </u>
EXTI line	STM32F7 Series	Source	Source	Source	Event input type
18	USB OTG FS wakeup event	RTC tamper, RTC timestamp, RCC LSECSS			Configurable
19	Ethernet wakeup event	RTC wakeup timer			Configurable
20	USB OTG HS (configured in FS) wakeup event		COMP1		Configurable
21	RTC tamper and time stamp events		COMP2		Configurable
22	RTC wakeup event		I2C1 wakeup		Direct
23	LPTIM1 asynchronous event		I2C2 wakeup		Direct
24	MDIO slave asynchronous interrupt		I2C3 wakeup		Direct
25			I2C4 wakeup		Direct
26			USART1 wakeup		Direct
27			USART2 wakeup		Direct
28			USART3 wakeup		Direct
29	NA		USART6 wakeup		Direct
30		UART4 wakeup			Direct
31		UART5 wakeup			Direct
32			Direct		
33			UART8 wakeup		Direct
34			Direct		
35	NA		LPUART1 TX wakeu	р	Direct
36			Direct		
37			Direct		
38			Direct		
39			Direct		
40	NA		Direct		
41			Direct		
42			MDIO wakeup		Direct
43			USB1 wakeup		Direct
44	NA	USB2 w	vakeup	Reserved	Direct
47			LPTIM1 wakeup		Direct
48			LPTIM2 wakeup		Direct
49	NA		LPTIM2 output		Configurable
50			LPTIM3 wakeup		Direct
51			LPTIM3 output		Configurable
52		LPTIM4	wakeup	UART9 wakeup	Direct
53	NA .	LPTIM5 wakeup USART10 wakeup		Direct	
54			SWPMI wakeup	<u> </u>	Direct
55			WKUP1		Direct
56	NA		WKUP2		Direct
57		WKUP3	Reserved	WKUP3	Direct

AN5293 - Rev 6 page 30/60



EVEL!	OTMOST 0 :	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx	
EXTI line	STM32F7 Series	Source	Source	Source	Event input type
58			WKUP4		Direct
59		WKUP5	Reserved	WKUP5	Direct
60			WKUP6	1	Direct
61	NA		RCC interrupt		Direct
62	IVA		I2C4 Event interrup	t	Direct
63			I2C4 Error interrup	t	Direct
64		LF	PUART1 global Inter	rupt	Direct
65			SPI6 interrupt		Direct
66		BDMA CHO) interrupt	BDMA2 CH0 interrupt	Direct
67		BDMA CH1	BDMA CH1 interrupt		Direct
68		BDMA CH2 interrupt		BDMA2 CH2 interrupt	Direct
69	NA	BDMA CH	BDMA CH3 interrupt		Direct
70	NA	BDMA CH4	BDMA CH4 interrupt		Direct
71		BDMA CH	BDMA CH5 interrupt		Direct
72		BDMA CH6	BDMA CH6 interrupt		Direct
73		BDMA CH7	7 interrupt	BDMA2 CH7 interrupt	Direct
74	NA		DMAMUX2 interrup	t	Direct
75		ADC3 in	terrupt	Reserved	Direct
76	NA	SAI4 int	terrupt	Reserved	Direct
77		NA	HSEM0	NA	-
85	NA		HDMICEC wakeup)	Configurable
86	NA	ETHERNET wakeup	ETH_ASYNC_IT	Reserved	Configurable
87	NA		HSECSS interrupt		Direct
88	NA	Reserved	TEMF	P wakeup	Direct
89		·	UART9 wakeup	NA	-
90	NA		USART10 wakeup	NA	-
91			I2C5 wakeup	NA	-

Note: For more details about EXTI events input mapping, refer to EXTI event input mapping section of RM0433, RM0468 and RM0455 reference manuals.

AN5293 - Rev 6 page 31/60



6.6 Reset and clock control (RCC)

6.6.1 Clock management

The table below presents the source clock differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 17. Different source clock in STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Source clock		STM32F7 Series	STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx	
	HSI	16 MHz	8/16/32/64 MHz	
Internal oscillators	HSI48	NA	48 MHz	
internal oscillators	CSI	NA	4 MHz	
	LSI	32 kHz	32 kHz	
External oscillators	HSE	4-26 MHz	4-50 MHz	
External oscillators	LSE	32.768 kHz		
PLLs ⁽¹⁾		x3	х3	
		without fractional mode	with fractional mode	
		without fractional mode	(13-bit fractional multiplication factor)	

- 1. Special care to be taken for the PLL configuration:
 - STM32H72x/73x and STM32H74x/75x: the PLL VCO max frequency is 836 MHz
 - STM32H7A3/7Bx: the PLL VCO max frequency is 560 MHz

6.6.2 Peripheral clock distribution

The peripheral clocks are the clocks provided by the RCC to the peripherals. Two kinds of clocks are available:


- · The bus interface clocks
- The kernel clocks

On STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices, the peripherals generally receive:

- One or several bus clocks.
- One or several kernel clocks.

Figure 10 describes the peripheral clock distribution on STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Figure 10. Peripheral clock distribution on STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices



AN5293 - Rev 6 page 32/60



The following table describes an example of peripheral clock distribution for STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

For more details about the kernel peripheral clock distribution, refer to Kernel clock distribution overview table of RM0455, RM0468 and RM0433 reference manuals.

Table 18. Peripheral clock distribution example

Peripheral	STM32F7 Series	STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx
SPI1	APB2_Clock	Bus clock APB2_Clock Kernel clock PII1_q_ck/PII2_p_ck/PII3_p_ck/I2S_CKIN/ Per_ck
USART1	Bus clock APB2_Clock Kernel clock LSE HSI SYSCLK PCLK2	Bus clock APB2_Clock Kernel clock Pll2_q_ck/pll3_q_ck/hsi_ker_ck/csi_ker_ck/lse_ck

AN5293 - Rev 6 page 33/60



6.7 Operating conditions

The table below illustrates the maximum operating frequency of STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 19. General operating conditions for STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Scale	STM32F7 Series devices maximum frequency	STM32H74x/75x devices maximum frequency		STM32H72x/73x devices maximum frequency		STM32H7A3/7Bx devices maximum frequency		Unit
		Max CPU	Max D1/D2/D3	Max CPU	Max D1/D2/D3	Max CPU	Max CD/SRD	
Scale 0	NA	480	240	550	275	280	280	
Scale 1	216	400	200	400	200	225	225	MHz
Scale 2	180	300	160	300	150	160	160	IVII IZ
Scale 3	144	200	88	170	85	88	88	

AN5293 - Rev 6 page 34/60



7 Power (PWR)

The table below presents the PWR controller differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices. Both dynamic and static power-consumption had been optimized for the STM32H7A3/7Bx devices.

Table 20. PWR differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

PWR		STM32F7 Series	STM32H72x/73x and STM32H74x/75x	STM32H7A3/7Bx	
	Autonomous mode (basic operation with inactive CPU domain(s) in low-power mode)		D3 in Run mode	SRD in Run mode	
			D1/D2 in DStop	CD in DStop	
			NA	CD in DStop with RAM Shut-off ⁽¹⁾	
		NA	D1/D2 in DStandby	NA	
				CD in DStop2	
Low-power modes			NA	(retention mode) with/without RAM Shuf-	
er m				off ⁽¹⁾	
wod	Stop	Stop	D3 in DStop	SRD in DStop	
Low-		Otop	D1/D2 in DStop	CD in DStop	
			NA	CD in DStop with RAM Shut-off ⁽¹⁾	
			D1/D2 in DStandby	NA	
		NA	NA	CD in DStop2	
				(retention mode)	
				with/without RAM Shuf- off ⁽¹⁾	
	External power supply for I/Os	VDD = 1.7 to 3.6 V	VDD = 1.62 to 3.6 V		
	Internal regulator (LDO) supplying VCORE	VDD = 1.7 to 3.6 V	VDDLDO = 1.62 to 3.6 V		
	Step-down converter (SMPS) supplying VCORE	NA	VDDSMPS = 1.62 to 3.6 V		
	External analog power supply	VDDA = 1.7 to 3.6 V	VDDA = 1.8 to 3.6 V		
		VREF-	VREF-		
Power supplies		VREF+: a separate reference	VREF+: a separate reference voltage, available on VREF+ pin for ADC and DAC		
		voltage, available on VREF+ pin for ADC and DAC	When enabled by ENVR bit in the VREFBUF control status and status register ⁽²⁾ , VREF+ is provided from the internal voltage reference buffer		
	USB power supply	VDD33USB = 3.0 to 3.6 V	VDD33USB = 3.0 to 3.6 V		
	OSB power supply	VDD3303B = 3.0 to 3.0 V	VDD50USB = 4.0 to 5.5 V		
	Backup domain	VBAT = 1.65 to 3.6 V	VBAT = 1.2 to 3.6 V		
	Independent power supply	VDDSDMMC = 1.7 to 3.6 V	NA	VDDMMC = 1.62 to 3.6 V	
	macpendent power supply	VDDDSI = 1.7 to 3.6 V	NA	NA	
	VCORE supplies	CORE supplies 1.08 V ≤ VCAP_1 and VCAP_2 ≤ 1.40 V		1.0 V ≤ VCAP ≤ 1.3V	

AN5293 - Rev 6 page 35/60



PWR		STM32F7 Series	STM32H72x/73x and STM32H74x/75x	STM32H7A3/7Bx		
"	Reg bypass: must be supplied from external regulator on VCAP pins	VOS0	NA	1.35 V	1.3 V	
plies		VOS1	1.32 V	1.2 V		
r sup		VOS2	1.26 V	1.1 V		
Power supplies		VOS3	1.14 V	1.00 V		
Pe	Peripheral supply regulation		DSI voltage regulator	USB regulator		
Power supply supervision		POR/PDR monitor				
		BOR monitor				
		PVD monitor				
		AVD monitor ⁽³⁾ NA VBAT thresholds ⁽⁴⁾				
						Temperature thresholds ⁽⁵⁾

- To further optimize the power consumption, the unused RAMs can be Shut-off with the consequence of their content being lost (refer to RM0455).
- 2. For more details about VREFBUF see Voltage reference buffer (VREFBUF) section of RM0433, RM0468 and RM0455 reference manuals.
- 3. Analog voltage detector (AVD): to monitor the VDDA supply by comparing it to a threshold selected by the ALS[1:0] bits in the PWR_CR1 register. The AVD is enabled by setting the AVDEN bit in the PWR_CR1 register.
- 4. Battery voltage thresholds (VBAT thresholds): indicate if VBAT is higher or lower than the threshold. The VBAT supply monitoring (available only in VBAT mode) can be enabled/disabled via MONEN bit in the PWR_CR2 register.
- 5. Temperature thresholds: the temperature monitoring can be enabled/disabled via MONEN bit in the PWR_CR2 register. It indicates whether the device temperature is higher or lower than the threshold.

AN5293 - Rev 6 page 36/60



8 System configuration controller (SYSCFG)

The table below illustrates the SYSCFG main differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 21. SYSCFG main features differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

-	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx		
	Remap the memory areas	NA				
	Manage Class B feature					
		Select the Etherne	t PHY interface	NA		
		Manage the ext	ernal interrupt line connection to the GPIOs	3		
		Mana	age I/O compensation cell feature			
		12	2C Fast mode + configuration			
	NA		ent			
)FG		Get readout prote	ection and flash memory bank swap informations			
SYSCFG		Management of b				
S		(
		Get flash memory	Not part of the system controller			
	NA	Get flash m	emory write protections status	Features are part of the flash		
		Get DT	memory registers			
		Get independent wat				
		Reset genera				
		Get secure mode enabling/disabling				
		NA.	Management of timer break input lock	NA		
	'	N/-X	Control CPU frequency boost	NA NA		

Note:

For more details, refer to the SYSCFG register description section of RM0433, RM0468 and RM0455 reference manuals.

AN5293 - Rev 6 page 37/60



Secure digital input/output and MultiMediaCard interface (SDMMC)

The following table presents the differences between the SDMMC interface of STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 22. SDMMC differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

SDMMC	STM32F7 Series	STM32H72x/73x and STM32H74x/75x	STM32H7A3/7Bx	
	Full compliance with MultiMediaCard system specification version 4.2. Card support for three different databus modes: 1-bit (default), 4- bit and 8-bit	Full compliance with MultiMediaCard system specification version 4.51 Card support for three different databus modes: 1-bit (default), 4-bit and 8-bit		
	Full compliance with SD memory card specifications version 2.0	Full compliance with SD memory card specifications version 4.1.		
Features	Full compliance with SD I/O card specification version 2.0. Card support for two different databus modes: 1-bit (default) and 4-bit	Full compliance with SDIO card specification version 4.0. Card support for two different databus modes: 1-bit (default) and 4-b		
	Data transfer up to 200 Mbyte/s for the 8-bit mode.	Data transfer up to 208 Mbyte/s for the 8-bit mode. (1)		
		SDMMC IDMA: is used to provide high speed transfer between the SDMMC FIFO and the memory.		
	NA	The AHB master optimizes the bandwidth of the system bus. The SDMMC internal DMA (IDMA) provides one channel to be used either for transmit or receive.		
	Independent power supply for SDMMC2	NA	Independent power supply for SDMMC2	

^{1.} Depending of the maximum allowed IO speed. for more details refer to datasheets.

AN5293 - Rev 6 page 38/60



Universal (synchronous) asynchronous receiver-transmitter (U(S)ART)

The STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices implement several new features on the U(S)ART compared to the STM32F7 Series devices. The following table shows the U(S)ART differences.

Table 23. U(S)ART differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

U(S)ART	STM32F7 Series	STM32H74x/75x3	STM32H72x/73x and STM32H7A3/7Bx		
	x4 USART	x4 USART	x5 USART		
Instances		x4 UART	x5 UART		
		x1 LPUART	x1 LPUART		
Clock	Dual clock	k domain with dedicated kernel clock for peripherals independent from PCLK			
Wakeup		Wakeup from low-power mode			
	NA	SPI slave transmission, underrun flag			
Features	IVA	Two internal FIFOs for transmit and receive data			
		Each FIFO can be enabled/disabled by software and come with a status flag.			

AN5293 - Rev 6 page 39/60



11 Serial peripheral interface (SPI)

The STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices implement some enhanced SPI compared to the STM32F7 Series devices. See the table below for the SPI differences.

Table 24. SPI differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

SPI	STM32F7 Series	STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx
Instances	x4	х6
Clock	Single clock domain	Dual clock domain with dedicated kernel and serial interface clock independent from PCLK with transmission and reception capability at low-power stop
Wakeup	NA	Wakeup from low-power mode
	 Half-duplex synchronous transfer Simplex synchronous transfers or 8 master mode baud rate prescal Slave mode frequency up to fPCL NSS management by hardware or Master and slave capability, multi Programmable clock polarity and Programmable data order with MS Dedicated transmission, reception SPI Motorola and TI formats supp Hardware CRC feature for reliable Configurable size and polyr Autommatic CRC upend in Automatic CRC check in RS 	ar software for both master and slave -master multi-slave support phase SB-first or LSB-first shifting an and error flags with interrupt capability bort e communication (at the end of transaction): nomial Tx mode
Features	 Two 32-bit embedded Rx and Tx FIFOs with DMA capability CRC pattern size 8 or 16 bit RxFIFO threshold 8 or 16 bit 	 Protection of configuration and setting Adjustable minimum delays between data and between SS and data flow at master Configurable SS signal polarity and timing, MISO x MOSI swap capability Programmable number of data within a transaction to control SS and CRC Two 16x or 8x 8-bit embedded Rx and TxFIFOs with DMA capability Programmable number of data in transaction Configurable behavior at slave underrun condition (support of cascaded circular buffers) Master automatic suspend at receive mode Master start/suspend control Alternate function control of associated GPIOs Selected status and error flags with wake up capability CRC pattern size configurable from 4 to 32 bit Configurable CRC polynomial length RxFIFO threshold from 1 to 16 data

AN5293 - Rev 6 page 40/60



12 Integrated interchip sound interface (I2S)

The table below presents the I2S differences between the STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 25. I2S differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

128	STM32F7 Series	STM32H74x/75x3	STM32H72x/73x and STM32H7A3/7Bx	
	х3	x3 x4		
	Full duplex only when the extension module is implemented	Full duplex native		
	Minimum allowed value = 4	More flexible clock generator	(division by 1,2 are possible)	
	Sampling edge is not programmable	Programmable sampling edge for the bit clock		
	Frame sync polarity cannot be selected	Programmable fr	ame sync polarity	
	Receive buffer accessible in half- word	Receive buffer accessible in half-word and words		
S	Data are right aligned into the receive buffer	Various data arrangement available into the receive buffer		
Features	Error flags signaling for underrun, overrun and frame error	Error flags signaling for underrun, overrun and frame error		
		Improved reliability: automatic resynchronization to the frame sync in case of frame error		
	NA	Improved reliability: re-alignement of left and right samples in case of underrun or overrun situation		
		MSb/LSb possible in the serial data interface		
	16 or 32 bits channel length in master	16 or 32 bits channel length in master		
	16 or 32 bits channel length in slave	Any channel length in slave		
	NA	Embedded RX	and TX FIFOs	
	DMA capabilities (16-bit wide)	DMA capabilities (16-bit and 32-bit wide)		

AN5293 - Rev 6 page 41/60




13 Flexible memory controller (FMC)

The table below presents the FMC differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 26. FMC differences between STM32F7 Series devices, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

FMC	STM32F7 Series	STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx
Mapping	AHB	AXI
Clock	Single clock domain	Dual clock domain with dedicated kernel clock for peripherals independent from AXI clock
Bank remap	SYSCFG_MEMRMP register FMC bank mapping can be configured by software through the SWP_FMC[1:0] bits.	FMC_BCR1 register FMC bank mapping can be configured by software through the BMAP[1:0] bits. See Figure 11 and Figure 12.
Features	NA	 FMCEN bit: FMC controller Enable bit added in the FMC_BCR1 register. To modify some parameters while FMC is enabled follow the below sequence: First disable the FMC controller to prevent any further accesses to any memory controller during register modification. Update all required configurations. Enable the FMC controller again. When the SDRAM controller is used, if the SDCLK clock ratio or refresh rate has to be modified after initialization phase, the following procedure must be followed. Put the SDRAM device in Self-refresh mode. Disable the FMC controller by resetting the FMCEN bit in the FMC_BCR1 register. Update the required parameters. Enable the FMC controller once all parameters are updated. Then, send the clock configuration enable command to exit Self-fresh mode.


Figure 11. FMC bank address mapping on STM32H7A3/7Bx and STM32H72x/73x devices



AN5293 - Rev 6 page 42/60



Figure 12. FMC bank address mapping on STM32H74x/75x devices



AN5293 - Rev 6 page 43/60



14 Analog-to-digital converters (ADC)

The following table presents the differences between the ADC peripheral of the STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 27. ADC differences between STM32F7 Series,STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

ADC	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx		
Instances	х3	х3		x2		
Clock	Single clock domain	Dual clock domain with dedicated kernel clock for peripherals independent from CLK or HCLK				
Number of channels	Up to 24 channels	Up to 20 channels				
Resolution	12, 10, 8 or 6-bit	16, 14, 12, 10 or 8-bit	16, 14, 12, 10 or 8-bit for ADC1 and ADC2	16, 14, 12, 10 or 8-bit		
	ס-טונ		12, 10, 8 or 6-bit for ADC3			
Conversion modes	 Single Continuous Scan Discontinuous Dual and triple mode 					
DMA			Yes			
New features	NA	Input voltage reference from VREF+ pin or internal VREFBUF reference ADC conversion time is independent from the AHB bus clock frequency Self-calibration (both offset and the linearity) Low-power features Three analog watchdogs per ADC Internal dedicated channels: the internal DAC1 channel 1 and channel 2 are connected Oversampler: Oversampler: Oversampling ratio adjustable from 2 to 1024 Programmable data right and left shift				
	NA	All the internal references (VBAT, VREFINT, VSENSE) are connected to ADC3 Internal references VBAT, VREFINT, VSENSE) are connected to ADC3 and ADC2 VSENSE is connected to ADC3 All the internal references (VBAT, VREFINT, VSENSE) are connected to ADC2 The internal DAC2 channel 1 is connected to ADC3 One additional DAC for STM32H7A3/7B0/7B3 devices				

The following two tables present the differences of external trigger for regular channels and injected channels between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

AN5293 - Rev 6 page 44/60



Table 28. External trigger for regular channel differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

	EXTSEL[3:0]	EXTSEL[4:0]		AI	oc	
Туре	STM32F7 Series devices	STM32H7 Series	STM32F7 Series	STM32H74x/75x	STM32H72x/73 x	STM32H7A3/7Bx
	0000	00000		TIM1_C	C1 event	
	0001	00001		TIM1_CC2 event		
	0010	00010		TIM1_C	C3 event	
	0011	00011		TIM2_C	C2 event	
	0100	00100	TIM5_TRGO event		TIM3_TRGO even	t
	0101	00101		TIM4_C	C4 event	
	0110	00110	TIM3_CC4		EXTI line 11	
	0111	00111	TIM8_TRGO event			
စ	1000	01000	TIM8_TRGO(2) event			
time	1001	01001	TIM1_TRGO event			
nternal signal from on-chip timers	1010	01010	TIM1_TRGO(2) event			
00	1011	01011	TIM2_TRGO event			
from	1100	01100	TIM4_TRGO event			
gnal	1101	01101		TIM6_TR	GO event	
lal Si	NA	01110	EXTI line11	Т	TM15_TRGO ever	nt
nterr	1111	01111			TIM3_CC4 event	
_		10000		HRTIM1_ADCTRG 1 event	Re	served
		10001		HRTIM1_ADCTRG 3 event	Re	served
		10010	NIA	LPTIM1_OUT event		nt
	NA	10011	NA	LPTIM2_OUT event		
		10100		L	.PTIM3_OUT ever	nt
		10101		NA	TIM23_TRGO event	NA
		10110		INA	TIM24_TRGO event	INA

AN5293 - Rev 6 page 45/60



Table 29. External trigger for injected channel differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

	JEXTSEL[3:0]	JEXTSEL[4:0]	ADC			
Туре	STM32F7 Series	STM32H7 Series	STM32F7 Series	STM32H74x/75x	STM32H72x/73 x	STM32H7A3/7Bx
	0000	00000		TIM1_TR	GO event	
	0001	00001		TIM1_C	C4 event	
	0010	00010		TIM2_TR	GO event	
	0011	00011		TIM2_C	C1 event	
	0100	00100		TIM3_C	C4 event	
	0101	00101		TIM4_TR	GO event	
	NA	00110	NA		EXTI line 15	
	0111	00111	TIM8_CC4 event			
	1000	01000	TIM1_TRGO(2) event			
mers	1001	01001	TIM8_TRGO event			
ip tii	1010	01010	TIM8_TRGO(2) event			
Internal signal from on-chip timers	1011	01011	TIM3_CC3 event			
o mo	1100	01100	TIM3_TRGO event			
nal fr	1101	01101	TIM3_CC1 event			
sign	1110	01110		TIM6_TR	GO event	
erna		01111		1	TIM15_TRGO ever	nt
<u>lut</u>		10000		HRTIM1_ADCTRG 2 event	Re	served
	10001		HRTIM1_ADCTRG 4 event	Re	served	
	NIA.	10010	NIA	LPTIM1_OUT event		
	NA	10011	NA	LPTIM2_OUT event		
		10100		L	PTIM3_OUT ever	nt
		10101		NA	TIM23_TRGO event	NA
		10110		NA	TIM24_TRGO event	NA

AN5293 - Rev 6 page 46/60



15 Digital-to-analog converter (DAC)

The STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices implement some enhanced DAC compared to the STM32F7 Series devices. Refer to the table below for the main DAC differences between them.

Table 30. DAC differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

DAC	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32H7A3/7Bx
Instance	1x One dual channel	1x One dual channel		2x One dual channel One single channel
Clock	Single clock domain	Single clock domain (APB) LSI is used for sample and hold mode		
	Input voltage reference, VREF+	ut voltage reference, VREF+ Input voltage reference from V		nal VREFBUF reference
Features	NA	Buffer offset calibration DAC output connection to on chip peripherals Sample and hold mode for low power operation in Stop mode		

Table 31. DAC1 trigger selection differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

	TSEL[2:0]	TSEL[3:0]		D	AC1	
Type	STM32F7 Series	STM32H7 Series	STM32F7 Series	STM32H74x/75x	STM32H72x/73 x	STM32H7A3/7Bx
	000	0000	TIM6_TRGO		SWTRIG	
	001	0001	TIM8_TRGO		TIM1_TRGO	
	010	0010	TIM7_TRGO		TIM2_TRGO	
	011	0011	TIM5_TRGO		TIM4_TRGO	
	100	0100	TIM2_TRGO	TIM5_T	RGO	TIM3_TRGO event
SIS	101	0101	TIM4_TRGO		TIM6_TRGO	
time	110	0110	EXTI9	TIM7_TRGO EXTI I		EXTI line 11
chip	111	0111	SWTRIG	TIM8_TRGO		
n on		1000		TIM15_TRGO		
Internal signal from on-chip timers		1001		HRTIM1_DACTR G1	Re	eserved
rnal sig		1010		HRTIM1_DACTR G2	Re	eserved
Inte	NA	1011	NA	LPTIM1_OUT		
	INA	1100	NA	LPTIM2_OUT		
		1101		EXTI9		
		1110		Reserved	TIM23_TRGO event	LPTIM2_OUT
		1111		Reserved	TIM24_TRGO event	Reserved

AN5293 - Rev 6 page 47/60



Table 32. DAC2 trigger selection new for STM32H7A3/7Bx devices

Time	TSEL[3:0]	DAC2
Туре	1352[3.0]	STM32H7A3/7B0/7B3 devices
	0000	SWTRIG
	0001	TIM1_TRGO
	0010	TIM2_TRGO
	0011	TIM4_TRGO
ers	0100	TIM5_TRGO
p tim	0101	TIM6_TRGO
-chi	0110	TIM7_TRGO
E O	0111	TIM8_TRGO
Internal signal from on-chip timers	1000	TIM15_TRGO
signa	1001	Reserved
rnal	1010	Reserved
Inte	1011	LPTIM1_OUT
	1100	LPTIM2_OUT
	1101	EXTI9
	1110	LPTIM3_OUT
	1111	Reserved

AN5293 - Rev 6 page 48/60



16 USB on-the-go (USB OTG)

The STM32H72x/73x and STM32H7A3/7Bx devices embed one USB OTG HS/FS instance while the STM32H74x/75x devices and STM32F7 Series devices embed one USB OTG HS/FS instance and one USB OTG FS instance.

The table below summarizes the difference of USB OTG between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 33. USB OTG differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

USB OTG	STM32F7 Series		STM32H74x/75x	STM32H72x/73x and STM32H7A3/7Bx
Instance	FS	HS	x2 HS ⁽¹⁾	HS
Device bidirectional endpoints (including EP0)	6	9	9	9
Host mode channels	12	16	1	6
Size of dedicated SRAM	1.2 Kbytes	4 Kbytes	4 Kbytes	
USB 2.0 link power management (LPM) support	Yes			
OTG revision supported	1.3,	2.0	2.0	
Attach detection protocol (ADP) support		Not su	pported	
Battery Charging Detection (BCD) support	No		Y	es
ULPI available to primary IOs via, muxing	- x1		x1	x1
Integrated PHY	x1 FS x1 FS		x1 FS	x1 FS
DMA availability	Yes			

^{1.} Both OTG_HS1 and OTG_HS2 can potentially be programmed for HS operation, only one has an accessible ULPI interface which will allow a High Speed operation using an external HS transceiver.

AN5293 - Rev 6 page 49/60



17 Ethernet (ETH)

The STM32H74x/75x and STM32H72x/73x devices implement several new features on the Ethernet compared to the STM32F7 Series devices.

There is no Ethernet embedded in STM32H7A3/7Bx devices.

Table 34. Ethernet differences between STM32F7 and STM32H7 devices

Ethernet	STM32F7 Series	STM32H74x/75x and STM32H72x/73x lines	
Operation modes and PHY support	·	os data rate	
Operation modes and PHT Support	Full-duplex and half-duplex operations MII and RMII interface to external PHY		
Processing control	NA	Multi-layer filtering (Layer 3 and 4, VLAN and MAC filtering) Double VLAN support (C-VLAN+ S-VLAN)	
Offload processing	NA	Automatic ARP response TCP segmentation	
Law pawar mada	Remote wakeup packet AMD Magic Packet detections		
Low-power mode	NA	Energy efficient Ethernet (EEE)	

AN5293 - Rev 6 page 50/60



18 Digital filter for sigma delta modulators (DFSDM)

The STM32H7A3/7Bx devices implement several new features on DFSDM compared to STM32H74x/75x, STM32H72x/73x and STM32F7 Series devices with a DFSDM.

For STM32H7A3/7Bx devices, an additional single filter DFSDM has been included in the APB4 that can run in autonomous mode. The following table shows the DFSDM differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 35. DFSDM differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

DFSDM	STM32F7 Series STM32H74x/75x and STM32H72x/73x		STM32H7A3/7Bx	
Instance	DFSDM1	DFSDM1	DFSDM1	DFSDM2
Number of channels		8		2
Number of filters	4		8	1
Input from ADC	NA Yes		Yes	NA
Supported trigger sources	12 16			7

The table below presents the DFSDM internal signals differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 36. DFSDM internal signal differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Name	STM32F7 Series	STM32H74x/75x and STM32H72x/73x	Вх			
Instance	DFSDM1 DFSDM1		DFSDM1	DFSDM2		
Internal/ external trigger signal		Refer to the following tables for DFSDM triggers signals connections				
break signal output		Refer to the following tables for DFSDM break signal connections				
DMA request signal	x4 DMA reques	st from DFSDM_FLTx (x =03)	x8 DMA request from DFSDM_FLTx (x =07)	x1 DMA request		
Interrupt request signal	x4 interrupt red	quest from each DFSDM_FLTx (x=03)	x8 interrupt request from each DFSDM_FLTx (x=07)	x1 interrupt request		
ADC input data	NA	dfsdm_dat	NA			

This table describes the DFSDM triggers connection differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

AN5293 - Rev 6 page 51/60



Table 37. DFSDM trigger connection differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Trigger name	STM32F7 Series	STM32H74x/75x	STM32H72x/73x	STM32F	17A3/7Bx
Instance	DFSDM1	DFSDM1	DFSDM1	DFSDM1	DFSDM2
DFSDM_JTRG[0]		TIM1_TRGO		,	
DFSDM_JTRG[1]		TIM1_TRGO2	2		
DFSDM_JTRG[2]		TIM8_TRGO			
DFSDM_JTRG[3]		TIM8_TRGO2	2		
DFSDM_JTRG[4]		TIM3_TRGO			
DFSDM_JTRG[5]		TIM4_TRGO			Reserved
DFSDM_JTRG[6]	TIM10_OC1	Т	TM16_OC1		
DFSDM_JTRG[7]		TIM6_TRGO			
DFSDM_JTRG[8]		TIM7_TRGO			
DFSDM_JTRG[9]	Reserved	HRTIM1_ADCTRG1	Reserved		
DFSDM_JTRG[10]	Reserved	HRTIM1_ADCTRG3	Reserved		
DFSDM_JTRG[11]	Re	served	TIM23_TRGO	Res	erved
DFSDM_JTRG[12]	Re	served	TIM24_TRGO	Res	erved
DFSDM_JTRG[13:23]		Res	erved		
DFSDM_JTRG[24]		EX	TI11		
DFSDM_JTRG[25]		EX	TI15		
DFSDM_JTRG[26]		LPTI	MER1		
DFSDM_JTRG[27]	Reserved		LPTIMER2		
DFSDM_JTRG[28]	Reserved LPTIMER3				
DFSDM_JTRG[29]	Reserved COMP			1_OUT	
DFSDM_JTRG[30]	Reserved COMP				2_OUT
DFSDM_JTRG[31]	Reserved				

This table presents the DFSDM break connections differences between STM32F7 Series devices, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices.

Table 38. DFSDM break connection differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices

Break name	STM32F7 Series	STM32H74x/75x	STM32H72x/73x STM32		2H7A3/7Bx	
Instance	DFSDM1	DFSDM1	DFSDM1	DFSDM1	DFSDM2	
DFSDM_BREAK[0]	TIM1 break	TIM15 break	TIM1/TIM15 break		LPTIM3 ETR	
DFSDM_BREAK[1]	TIM1 break2	TIM16 break2	TIM1_break2 /TIM16	break	-	
DFSDM_BREAK[2]	TIM8 break	TIM1/TIM17/TIM8 break	TIM17/TIM8 break		-	
DFSDM_BREAK[3]	TIM8 break2	TIM1/TIM8 break2	TIM8 break2		-	

AN5293 - Rev 6 page 52/60



Revision history

Table 39. Document revision history

Date	Version	Changes
27-Feb-2019	1	Initial release.
15-Mar-2019	2	 Updated: Section 2.3 STM32H7A3/7Bx devices Section 3 System architecture differences between STM32F7 and STM32H7 Series Section 6.1 Section 7 Power (PWR) Section 6.2.2 Table 27. ADC differences between STM32F7 Series,STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
31-Jan-2020	3	Changed document classification to public.
25-May-2020	4	 Updated: Added support for the STM32H7B0 Value line devices Section 2.3 STM32H7A3/7Bx devices Section 3 Figure 4. STM32H7A3/7Bx devices system architecture Figure 6. System supply configuration on STM32H74x/75x and STM32H7A3/7Bx devices with SMPS Section 6.1 Section 6.2.2 Table 13. Flash memory differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices Table 17. Different source clock in STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices Table 19. General operating conditions for STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices Added: Section 1 General information Figure 7. System supply configuration on STM32H74x/75x and STM32H7A3/7Bx devices without SMPS
12-Oct-2020	5	Updated Table 7. STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices bootloader communication peripherals
17-Aug-2022	6	 Changed Flash into flash in the whole document. Updated: Document title and scope to add STM32H723/733, STM32H725/735, STM32H730 Value, STM32H742, STM32H745/755, and STM32H750 lines Cover page to align with new scope and to add Table 1, which indicates all the specific product lines covered in this document and the generic names that are used from this version on to refer to the identified three groups of STM32H7 lines. All chapters in the document are impacted by the new document's scope and updated in consequence.

AN5293 - Rev 6 page 53/60



Date	Version	Changes
		Modified:
		Figure 4. STM32H7A3/7Bx devices system architecture
		STM32H7A3/B3 I/O pin corresponding to FDCAN1 in Table 7. STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices bootloader communication peripherals
		Table 11. Memory organization and compatibility between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
		Table 12. Examples of peripheral address mapping differences between STM32F7 Series,STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
		Added:
		Section 2 STM32H7 devices overview
		Section 2.1 STM32H74x/75x devices
		Section 2.2 STM32H72x/73x devices overview
		Table 34. Ethernet differences between STM32F7 and STM32H7 devices
		Updated Section 12 title.

AN5293 - Rev 6 page 54/60



Contents

1	Gene	eral info	ormation	2			
2	STM	32H7 de	evices overview	3			
	2.1	STM32	2H74x/75x devices	4			
	2.2	STM32	2H72x/73x devices overview	4			
	2.3	STM32	PH7A3/7Bx devices	4			
3	Syst	em arch	nitecture differences between STM32F7 and STM32H7 Series	6			
4	Hard	lware m	igration	. 11			
	4.1	Availab	ole packages	. 11			
	4.2	Pinout	compatibility	. 12			
	4.3	System	n bootloader	. 16			
5	Boot	t mode	compatibility	.17			
6	Perip	pheral n	nigration	.18			
	6.1	STM32	2 product cross-compatibility	. 18			
	6.2	Memor	y organization	. 21			
		6.2.1	RAM size	. 21			
		6.2.2	Memory map and peripherals register boundary addresses	. 22			
		6.2.3	Peripheral register boundary addresses	. 24			
	6.3	Flash r	memory	. 25			
	6.4	Nested	I vectored interrupt controllers (NVIC)	. 26			
	6.5	Extend	ed interrupt and event controller (EXTI)	. 28			
		6.5.1	EXTI main features in STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices	28			
		6.5.2	EXTI block diagram in STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices	3 29			
	6.6	Reset	and clock control (RCC)	. 32			
		6.6.1	Clock management	. 32			
		6.6.2	Peripheral clock distribution	. 32			
	6.7	•	ing conditions				
7	Pow	er (PWF	R)	.35			
8	Syst	em con	figuration controller (SYSCFG)	.37			
9	Secu	ıre digit	al input/output and MultiMediaCard interface (SDMMC)	.38			
10	Univ	ersal (s	ynchronous) asynchronous receiver-transmitter (U(S)ART)	.39			
11	Seria	al peripl	heral interface (SPI)	.40			
12	Integ	grated in	nterchip sound interface (I2S)	.41			
13	Flexible memory controller (FMC)42						
14			igital converters (ADC)				



15	Digital-to-analog converter (DAC)	.47
16	USB on-the-go (USB OTG)	.49
17	Ethernet (ETH)	.50
18	Digital filter for sigma delta modulators (DFSDM)	.51
Revi	sion history	.53
List	of tables	.57
List	of figures	.59



List of tables

Table 1.	Applicable products
Table 2.	STM32H7 lines differences at a glance
Table 3.	Available bus matrix on STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices 6
Table 4.	Available packages on STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices 11
Table 5.	LQFP64 package compatibility between STM32F7 Series and STM32H7A3/7Bx devices
Table 6.	BYPASS_REG pin incompatibility between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 7.	STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices bootloader communication peripherals
Table 8.	Boot mode compatibility between STM32F7 Series, STM32H74x/75x, STM32H72x/73x, and STM32H7A3/7Bx devices
Table 9.	Peripheral summary for STM32F7 Series, STM32H74x/75x, STM32H72x/73x, and STM32H7A3/7Bx devices 18
Table 10.	Comparison of RAM size between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 11.	Memory organization and compatibility between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 12.	Examples of peripheral address mapping differences between STM32F7 Series,STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 13.	Flash memory differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 14.	Interrupt vector differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 15.	EXTI event input types differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 16.	EXTI line differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 17.	Different source clock in STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices 32
Table 18.	Peripheral clock distribution example
Table 19.	General operating conditions for STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 20.	PWR differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices . 35
Table 21.	SYSCFG main features differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 22.	SDMMC differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 23.	U(S)ART differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 24.	SPI differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices 40
Table 25.	I2S differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices 41
Table 26.	FMC differences between STM32F7 Series devices, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 27.	ADC differences between STM32F7 Series,STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices 44
Table 28.	External trigger for regular channel differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 29.	External trigger for injected channel differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 30.	DAC differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices 47
Table 31.	DAC1 trigger selection differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 32.	DAC2 trigger selection new for STM32H7A3/7Bx devices
Table 33.	USB OTG differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices
Table 34.	
Table 35.	DFSDM differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices51

AN5293 - Rev 6 page 57/60

AN5293

List of tables



Table 36.	DFSDM internal signal differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices	51
Table 37.	DFSDM trigger connection differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices	52
Table 38.	DFSDM break connection differences between STM32F7 Series, STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices	52
Table 39.	Document revision history	53

AN5293 - Rev 6 page 58/60



List of figures

Figure 1.	STM32F7 Series devices system architecture	. 7
Figure 2.	STM32H74x/75x devices system architecture	. 8
Figure 3.	STM32H72x/73x devices system architecture	. 9
Figure 4.	STM32H7A3/7Bx devices system architecture	10
Figure 5.	LQFP64 package compatibility	12
Figure 6.	System supply configuration on STM32H74x/75x and STM32H7A3/7Bx devices with SMPS	14
Figure 7.	System supply configuration on STM32H74x/75x and STM32H7A3/7Bx devices without SMPS	15
Figure 8.	RAM memory organization of STM32F7 Series, STM32H743/753 and STM32H7A3/7Bx devices	23
Figure 9.	EXTI block diagram on STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices	29
Figure 10.	Peripheral clock distribution on STM32H74x/75x, STM32H72x/73x and STM32H7A3/7Bx devices	32
Figure 11.	FMC bank address mapping on STM32H7A3/7Bx and STM32H72x/73x devices	42
Figure 12.	FMC bank address mapping on STM32H74x/75x devices	43

AN5293 - Rev 6 page 59/60



IMPORTANT NOTICE - READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2022 STMicroelectronics - All rights reserved

AN5293 - Rev 6 page 60/60