

**AL5958** 

#### MATRIX DRIVER 48 CURRENT SOURCES, UP TO 32 SCANS

#### **Description**

The AL5958 is a 48-channel constant current sources matrix driver with M-PDM (Multiplex Pulse Density Modulation) control, supporting any dynamic applications from 0 scan to 32 scans. When connected to two devices, they can support up to 32 scans each device with 16 scans of integrated built-in nMOS switches. The distinctive M-PDM technology increases the refresh rate of dynamic scanning systems without increasing the frequency of grayscale clock to prevent high clock frequency causing EMI interference. And the technique of automatic black frame insertion could abate efficiently the influence of blurs caused by the scanning switch and built-in intelligent matrix display functions.

The device operates from 3V to 5V input voltage range and provides 48 constant current sourcing outputs that deliver up to 20mA of high accuracy current for each LED channel string. The current output of each color group can either be set by three different external currentsensing resistors or program a 6-bit global current control register.

The AL5958 provides a good channel to channel current accuracy and device to device current matching ±1.5% (typical).

The device operates over -40°C to +85°C ambient temperature range. The AL5958 is available in wettable W-QFN9090-76/SWP (Type A1) package.


#### **Features**

- Two Separated Power Supply: VR and VGB
  - VR Supply Range 2.8V to 5V
  - VGB Supply Voltage Range 3V to 5V
- 48 Output Current Sources:
  - 0.5mA to 20mA Constant Current Output Range
  - Current Setting by 3 External Resisters
  - 6-Bit Global Current Control for Each Color Group
  - ±1.5% (typ) LED Current Accuracy Between Channels
  - ±1.5% (typ) LED Current Matching Between Devices
  - **Output Staggered Delay**
- Built-in 16 NMOS Scan Switches
  - For Static and Dynamic Systems from 0 Scan to 1/32 Scan
  - Flexible Scan Sequence
- Built-in 3 x 16k Bits SRAM
- Grayscale PWM Dimming
  - 16-Bit PWM Dimming Resolution
  - High Refresh Rate or Standard PWM
  - Multiplex Pulse Density Modulation Technology
  - Grayscale Clock Pin as PWM Input
  - Select Internal Grayscale PWM Clock for EMI Reduction
- Diagnosis and Protections
  - LED Open/Short

  - Grayscale Clock Watchdog Undervoltage Lockout (UVLO)
- Built-in Intelligent Matrix Display Functions
  - Automatic Black Frame Insertion
  - Last Scan and Next Scan Line Ghost Image Abatement
  - Low Brightness Uniformity Compensation
  - Short LED Caterpillar & Open LED Fail Line Abatement
- Daisy-Chained up to 64 Devices
- Sleep Mode to Save Power
- Totally Lead-Free & Fully RoHS Compliant (Notes 1 & 2)
- Halogen and Antimony Free. "Green" Device (Note 3)
- For automotive applications requiring specific change control (i.e. parts qualified to AEC-Q100/101/104/200, PPAP capable, and manufactured in IATF 16949 certified facilities), please contact us or your local Diodes representative. https://www.diodes.com/quality/product-definitions/

# Pin Assignments





W-QFN9090-76/SWP (Type A1)

# **Applications**

- Mini and micro-LED matrix display products
- RGB LED backlighting
- Gaming PC and keyboards
- Audio mixer indicators
- Music spectrum indicator equalizers
- LED luminous panels
- Local dimming backlights
- Film studio digital backgrounds

#### **Device Information**

Orderable Part Number	Package	Body Size
AL5958JCZW76-13	W-QFN9090-76/SWP (Type A1)	9mm x 9mm


Notes:

- 1. No purposely added lead. Fully EU Directive 2002/95/EC (RoHS), 2011/65/EU (RoHS 2) & 2015/863/EU (RoHS 3) compliant.
- 2. See https://www.diodes.com/quality/lead-free/ for more information about Diodes Incorporated's definitions of Halogen- and Antimony-free, "Green" and
- 3. Halogen- and Antimony-free "Green" products are defined as those which contain <900ppm bromine. <900ppm chlorine (<1500ppm total Br + Cl) and <1000ppm antimony compounds.




# **Typical Applications Circuit**

1. Single device connection with 16 scans




2. Dual device cascaded connection with 32 scans





# Typical Applications Circuit (continued)

3. Dual device cascaded connection with no scans




# **Pin Descriptions**

Pin Number	Din Nama	Function
Pin Number	Pin Name	Function
5 to 28	B00, G00, R00 to B14, G14, R14	Source Constant-Current Outputs
29	VR	Source Supply Voltage Terminal of VLED_R (VR must ≤ VGB and cannot be floating)
30 to 53	R15, G15, B15 to R01, G01, B01	Source Constant-Current Outputs
54, 4	GND	Ground Terminal. (Both pin 54 and 4 need to connect to ground)
55	DI	Serial Data Input Terminal for All Channels.
56	DCK	Synchronous Clock Input Terminal for Serial Data Transfer. Data is sampled at the rising edge of DCK.
57	LAT	Input Terminal of Data Strobe and SCAN Mode Setting. Combine DCK with LAT to execute the frame latch and define the initial position of SCAN mode.
58	GCK	External Grayscale Clock Input for PDM Operations and Black Frame Insertion
59 to 74	S16 to S01	NMOS outputs. Set pin = 0: S01 to S16 = nMOS output of scan 1 to 16 (Nout 1 to 16) Set pin = f: S01 to S16 = nMOS output of scan 25 to 10 (Nout 25 to 10) Set pin = 1: S01 to S16 = nMOS output of scan 32 to 17 (Nout 32 to 17) *f means floating.
75, 76, 1	Rext_B / G / R	The External Resistor Connected Between REXT and GND for Output Current Value Setting. (Cannot be floating)
2	Set	Mode Selection for S01 to S16. [0, f, 1 (f means floating)]
3	DO	Serial Data Output Terminal for All Channels.
EP	VGB	Supply Voltage Terminal of Chip and Green + Blue LED. (VLED_GB) (The definition of digital input voltage level is associated with VGB.)



# **Functional Block Diagram**





# **Absolute Maximum Ratings** (Notes 4, 5)

Characteristic	Symbol	Rating	Unit
Supply Voltage	VLED (VR/VGB)	-0.3 to 5.5	V
Input Voltage	V <sub>DI</sub> , V <sub>LAT</sub> , V <sub>DCK</sub> , V <sub>GCK</sub>	-0.3 to VGB+0.3	V
NMOS Output Current	IOUTN	0.72	Α
Output Current	IOUT	24	mA
Output Voltage	VOUT	R01 to R16: -0.3 to VR+0.3 G01 to G16, B01 to B16: -0.3 to VGB+0.3	V
Junction Temperature	TJ	-40 to +150	°C
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C

Notes:

# Package Thermal Information (Note 6)

Symbol	Thermal Resistance	Value	Unit
Reja	Junction-to-Ambient Thermal Resistance	20.3	°C/W
ReJC(top)	Junction-to-Case (Top) Thermal Resistance	7.2	°C/W
Rөjв	Junction-to-Board Thermal Resistance	7.2	°C/W
$\Psi_{JT}$	Junction-to-Top Characterization Parameter	0.1	°C/W
$\Psi_{JB}$	Junction-to-Board Characterization Parameter	7.3	°C/W
ReJC(bot)	Junction-to-Case (Bottom) Thermal Resistance	2.8	°C/W

Note:

# **Recommended Operating Condition**

Symbol	Parameter	Min	Тур	Max	Unit
VGB	IC Operating and G/B-LED Supply Voltage	3	3.8	5	V
VR	R-LED Supply Voltage	2.8	3.0	VGB	V
IOUT	Output Current	0.5	_	20	mA
TA	Ambient Temperature	-40	+25	+85	°C

<sup>4.</sup> Stresses greater than those listed under *Absolute Maximum Ratings* can cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under *Recommended Operating Conditions* is not implied. Exposure to *Absolute Maximum Ratings* for extended periods can affect device reliability.


<sup>5.</sup> All voltage values are with respect to ground terminal.

<sup>6.</sup> Test condition: device mounted on FR-4 PCB (51mm x 51mm 2oz copper, minimum recommended pad layout on top layer and thermal vias to bottom layer with maximum area ground plane. For better thermal performance, larger copper pad for heatsink is needed.




# **Equivalent Circuit of Inputs and Outputs**

#### 1. DCK, DI, LAT, GCK Terminals



#### 2. DO Terminal



# **Electrical Characteristics** (VR = 2.8V, VGB = 3.8V, -40°C ≤ TA ≤ +85°C, unless otherwise specified.)

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
Input Voltage "H" Level	VIH	CMOS logic level	0.7VGB	_	VGB	V
Input Voltage "L" Level	VIL	CMOS logic level	GND	_	0.3VGB	V
NMOS Switch On-Resistance	RDS(ON)	VGB = 3.8 V	_	450	_	mΩ
Output Leakage Current	ILK	VOUT = 0, T <sub>A</sub> = +25°C	_	_	1	μA
Deliving Compant (DO)	IOL	VOL = 0.4V	1	2.35	5	A
Driving Current (DO)	IOH	VOH = VGB-0.4	-5	-2.15	-1	mA
Output Current Skew (Channel-to-Channel) (Note 7)	dIOUT1	VOUT_R = VR-0.7V VOUT_G/B = VGB-0.7V	_	±1.5	±5	%
Output Current Skew (Chip-to-Chip) (Note 8)	dIOUT2	Rext = $1.4$ k $\Omega$ @10mA Gain = 100% CMD3[10:8] = 000 T <sub>A</sub> = +25°C	_	±1.5	±5	%
Output Current Skew (Channel-to-Channel) (Note 7)	dIOUT3	VOUT_R = VR-0.7V VOUT_G/B = VGB-0.7V	_	±1.5	±5	%
Output Current Skew (Chip-to-Chip) (Note 8)	dIOUT4	Rext = $7kΩ$ @1mA Gain = $50\%$ CMD3[10:8] = $100$ $T_A = +25°C$	_	±1.5	±5	%
Dropout Voltage	Vsat	Rext = 1.4kΩ IOUT @10mA	_	0.4	_	V
Output Voltage Regulation (Note 9)	% / VOUT	Rext = 1.4kΩ @10mA VOUT = 2V to 0	_	±0.1	±1	% / V
Supply Voltage Regulation (Note 10)	% / VLED	Rext = 1.4kΩ @10mA VLED = 3V to 5V		±0.5	±1	70 / V

7. 
$$\Delta(\%) = \left[ \frac{Iout_n}{\underbrace{(Iout_0 + Iout_1 + ... + Iout_{15})}_{16}} - 1 \right] * 100\%$$

$$\underbrace{(Iout_0 + Iout_1 + ... + Iout_{15})}_{(Iout_0 + Iout_1 + ... + Iout_{15})} - 1 \right] * 100\%$$

8. 
$$\Delta(\%) = \left[ \frac{(lout_0 + lout_1 + ... + lout_{15})}{16} - (ldeal \ Output \ Current)} \right] * 100\%$$
9. 
$$\Delta(\%/V) = \left[ \frac{lout_n (@Vout_n = 3V) - lout_n (@Vout_n = 1V)}{lout_n (@Vout_n = 3V)} \right] * \frac{100\%}{3V - 1V}$$
10. 
$$\Delta(\%/V) = \left[ \frac{lout_n (@V_{DD} = 5.5V) - lout_n (@V_{DD} = 3V)}{lout_n (@V_{DD} = 3V)} \right] * \frac{100\%}{5.5V - 3V}$$

9. 
$$\Delta(\%/V) = \left[ \frac{Iout_n(@Vout_n = 3V) - Iout_n(@Vout_n = 1V)}{Iout_n(@Vout_n = 3V)} \right] * \frac{100\%}{3V - 1V}$$

10. 
$$\Delta(\%/V) = \left[ \frac{Iout_n(@V_{DD} = 5.5V) - Iout_n(@V_{DD} = 3V)}{Iout_n(@V_{DD} = 3V)} \right] * \frac{100\%}{5.5V - 3V}$$

(VDD = VR or VGB)




# **Electrical Characteristics** (VR = 2.8V, VGB = 3.8V, $-40^{\circ}C \le T_A \le +85^{\circ}C$ , unless otherwise specified.) (continued)

Characteristic	Symbol	Condition	Min	Тур	Max	Unit
Static Supply Current (Note 11)	IVR1	Input signal is static Rext = 7kΩ @1mA All outputs turn off	1	2.4	5	
	IVGB1	Input signal is static Rext = 7kΩ @1mA All outputs turn off	3	6.5	16	mA
	IVR2	Input signal is static Rext = 1.4kΩ @10mA All outputs turn off	1.5	3.4	6	IIIA
	IVGB2	Input signal is static Rext = 1.4kΩ @10mA All outputs turn off	4	7.9	19	

Note: 11. IO excluded.

**Switching Characteristics** (VR = 2.8V, VGB = 3.8V,  $-40^{\circ}$ C  $\leq$  T<sub>A</sub>  $\leq$  +85 $^{\circ}$ C, unless otherwise specified.) (Guarantee by design)

Charac	cteristic	Symbol	Condition	Min	Тур	Max	Unit
Propagation Delay ('L to 'H')	DCK-DO	tpLH3		10	22.5	50	
Propagation Delay ('H' to 'L')	DCK-DO	tpHL3		10	22.5	50	
	LAT	tw(LAT)		50	_	_	
Pulse Duration	GCK	tw(GCK)		20	_	_	
	DCK	tw <sub>(DCK)</sub>		20	_	_	
Cotus Time	LAT	tsu(LAT)		20	_	_	ns
Setup Time	DI	tsu(D)	VIH = VGB VIL = GND	10	_	_	
Hold Time	LAT	th <sub>(LAT)</sub>	Rext = 1.4kΩ @10mA	20	_	_	
Hold Time	DI	th <sub>(D)</sub>	- Gain = 100% RL = 200Ω	10	_	_	
Hold Time of Instructi	on	th <sub>(CM)</sub>	CL = 13pF	20	_	_	
DO Rise Time		tr <sub>(DO)</sub>		6	12	30	
DO Fall Time		tf <sub>(DO)</sub>		6	12	30	
Data Clock Frequency (Single Edge)     fDCK_S       Data Clock Frequency (Double Edge)     fDCK_D			_	_	24		
		f <sub>DCK_D</sub>		_	_	12	MHz
Grayscale Clock Frequency (Single Edge)		fgck_s	]	_	_	24	IVIMZ
Grayscale Clock Fred	quency (Double Edge)	fgck_d		_	_	12	




**Switching Characteristics Test Circuit** 




# **Switching Characteristics** (VR = 2.8V, VGB = 3.8V, $-40^{\circ}$ C $\leq$ TA $\leq$ +85 $^{\circ}$ C, unless otherwise specified.) (continued)

#### **Timing Diagram**


1. DCK-DI, DO




#### 2. DCK-LAT



#### 3. LAT-DCK (Instruction)



#### 4. GCK-VOUT





25.00

15.00

10.00

5.00

# **Typical Performance Characteristics**





Figure 1. I-V Curve - VGB = 5.0V

VGB = 3.8V



REXT (Kohm)

Figure 3. I-R Curve – VGB = 3.8V




Figure 5. Channel to Channel Skew Across Temperature




Figure 7. Chip to Chip Skew Across Temperature




Figure 2. I-V Curve - VGB = 3.0V




Figure 4. Current Gain Linearity – Rext =  $1.4k\Omega$ 




Figure 6. Channel to Channel Skew Across Temperature




Figure 8. Chip to Chip Skew Across Temperature



# **Command Table Descriptions**

## 1) R/G/B CMD1 (Command Set 1)

R/G/B CMD1 Bit	Value	Function	Description
	5'b00000	1 scan	
R CMD1[14:10]	5'b00001 	2 scan	Scan Number Selection
	5'b11111	32 scan	
R CMD1[4]	1'b0	15-bit	Grayscale Selection – Default (16-bit)
TOWID 1[4]	1'b1	16-bit	Grayscale Ocicetion - Belauit (10-bit)
R CMD1[0]	1'b0	Disable	Double Edge GCK Selection – Default (Enable)
TO OND TO	1'b1	Enable	Bouble Eage Gott Gelection - Belauit (Enable)
	4'b0000	Mode 0	
G CMD1[15:12]	4'b0001	Mode 1	Scan Mode – Default (Mode 0)
G CIVID 1[13.12]			Scall Mode - Deladit (Mode 0)
	4'b1111	Mode 15	
B CMD4[3:0]	4'b0000	Enable	CCK Matahdag Dafault (Enable)
B CMD1[3:0]	4'b1111	Disable	GCK Watchdog – Default (Enable)

#### 2) R/G/B CMD2 (Command Set 2)

R/G/B CMD2 Bit	Value	Function	Description
R CMD2[3:2]	2'b00	Disable	Open Fail Line – Default (Disable)
11 011152[0:2]	2'b11	Enable	opon i an Emo Boldan (Bloable)
	2'b00	0	
R CMD2[1:0]	•••		R Open Detection Level – Default (0)
	2'b11	3	
	2'b00	0	
G CMD2[1:0]	•••		G Open Detection Level – Default (0)
	2'b11	3	
	2'b00	0	
B CMD2[1:0]			B Open Detection Level – Default (0)
	2'b11	3	

#### 3) R/G/B CMD3 (Command Set 3)

R/G/B CMD3 Bit	Value	Function	Description
R/G/B CMD3[13]	1'b0	Disable	Sleep Mode – Default (Disable)
TV O/B GIVIBO[TO]	1'b1	Enable	Gleep Mede Beldali (Bleable)
	6'b000000	1.56%	
R/G/B CMD3[10]	•••		Current Setting 1 – R/G/B Default (0)
	6'b111111	100%	
	2'b00	0	
R/G/B CMD3[9:8]	•••		Current Setting 2 – R/G/B Default (0)
	2'b11	3	
	6'b000000	1.56%	
R/G/B CMD3[5:0]			Current Gain – Default (001111)
	6'b111111	100%	

#### 4) R/G/B CMD4 (Command Set 4)

R/G/B CMD4 Bit	Value	Function	Description
	2'b00	0	
R/G/B CMD4[13:12]			Current Setting 3 – R Default (0), G Default (1), B Default (2)
	2'b11	3	
R/G/B CMD4[11]	1'b0	0	Turn On Mode – R/G/B Default (0)
N/G/B CMD4[11]	1'b1	1	Tutti Ott Mode – N/G/B Default (0)
	8'b00000000	0	
R/G/B CMD4[7:0]		•••	Output Stagger Delay – R Default (6), G Default (3), B Default (0)
	8'b11111111	255	



# **Functional Descriptions**

#### **Reference Resistor**

The constant current values are determined by an external resistor placed between Rext pin and GND pin. The following formula is utilized to calculate the current value:

$$Iout (mA) \approx \frac{13}{-Rext (k\Omega)} \times Gain$$


Where Rext is a resistor placed between Rext and GND.

And Gain is the factor of global current control (R/G/B CMD1[5:0]).

Rext range setting:

Rext Range	0.65kΩ ≤ Rext ≤ 2.6kΩ	2.6kΩ ≤ Rext ≤ 6.5kΩ	
CMD3[10]	0	1	


Application of lout < 2mA, please use Rext  $\leq$  6.5k $\Omega$  and adjust the Gain value to set the desired output current. For example, when Rext = 6.5k $\Omega$  (CMD3[10]=1) and Gain=25%, lout is around 0.5mA.





#### Global Current Control (Set R/G/B CMD3[5:0])

AL5958 provides the global current control function for each color, users can use 6-bits command data CMD3[5:0] (GCC[5:0]) to adjust the output current. The following formula is utilized to calculate the current value:



August 2025



## Functional Descriptions (continued)

#### **Built-in Diagnosis Features**

The AL5958 has four built-in diagnosis features, once any of the four errors occurred, on-board MCU needs to send command to read out the error and take any necessary action.

- 1) LED short detection
- 2) LED open detection
- 3) Undervoltage lockout (UVLO)
- GCK (grayscale clock) watchdog

#### **LED Short-Circuit Detection**

The AL5958 integrates an LED Short-Circuit Detection for all independent LEDs (pixels). When any single or multiple LEDs shorted, the AL5958 triggered the error flag in the LED short detection (LSD) register. The error flag value=1 means a LED short error. Then the customer's system MCU needs to send error flag read-out command described in the waveform (Figure 10) to read the error flag from the LSD register.

#### LED Short Detection and Error Flag Read-Out Instruction

The system can perform LED short detection at any time by issuing the commands described in waveform diagram 1, 2, and 3 (Figure 10).

K is the number of devices cascaded, if there are 2 devices cascaded together, then K = 2 in DI and DCK waveforms. After performing LED short detection, send 8 DCKs in LAT=1 to read out the error flag of LSD register from DO-K pin. DO-K pin is the DO pin of Kth device.




Figure 9. Multiple Devices Cascaded Together

13 of 24 AL5958 © 2025 Copyright Diodes Incorporated. All Rights Reserved. Document number: DS47349 Rev. 1 - 2 www.diodes.com






Figure 10. LED Short Detection Waveforms with Commands Instruction



#### LED Short Detection and Error Flag Read-Out Instruction (continued)

Error flag read-out description in the do-k waveform above:

#### Example:

Bit RO15 S32 is the LED error flag of scan 32 of RO15.

Bit RO15 S31 is the LED error flag of scan 31 of RO15.

Each device needs 1536 DCKs to send out all 32 scans and 48 channels error flag, even the real application is not 32 scans. The device needs to meet the LED short detection constraints below when it performs LED short detection:

- a. DCK > 2.5MHz
- b. Grayscale Clock (GCK) cannot stay HIGH or LOW for more than 1ms because of AL5958's built-in GCK watchdog function.
- c. 16-bit Image data must set at 100% LED brightness (D[15:0] = 0XFFFF)
- d. R LED Short definition: Vout R < Vdets R at turn-on time. Vdets R is adjustable by RCMD2[1:0].
- e. G LED Short definition: Vout\_G < Vdets\_G at turn-on time. Vdets\_G is adjustable by GCMD2[1:0].
- f. B LED Short definition: Vout\_B < Vdets\_B at turn-on time. Vdets\_B is adjustable by BCMD2[1:0].

R/G/B CMD2 Bit	Value	Function	Description
R CMD2[3:2]	2'b00	Perform LED <b>short</b> detection and the error report can be read out by DO pin after sending "Error Flag Read-Out Waveform".	Error detection mode selection
	2'b00	0.6V	
R CMD2[1:0]	2'b01	1.0V	Short detection threshold voltage of R LED
IX CIVIDZ[1.0]	2'b10	1.4V	(Vdets_R)
	2'b11	1.8V	
	2'b00	0.6V	
C CMD3[4.0]	2'b01	1.0V	Short detection threshold voltage of G LED
G CMD2[1:0]	2'b10	1.4V	(Vdets G)
	2'b11	1.8V	
	2'b00	0.6V	
B CMD2[1:0]	2'b01	1.0V	Short detection threshold voltage of B LED
	2'b10	1.4V	(Vdets B)
	2'b11	1.8V	, _ ,



#### **LED Open-Circuit Detection**

The AL5958 integrates an LED Open-Circuit Detection for all independent LEDs (pixels). When any single or multiple LEDs opened, the AL5958 triggered the error flag in the LED open detection (LOD) register. The error flag value=1 means an LED open error. Then the customer's system MCU needs to send error flag read-out command described in the waveform (Figure 12) to read the error flag from the LOD register.

#### LED Open Detection and Error Flag Read-Out Instruction

The system can perform LED open detection at any time by issuing the commands described in waveform diagram 1, 2, and 3 (Figure 12).

K is the number of devices cascaded, if there are 2 devices cascaded together, then K = 2 in DI and DCK waveforms. After performing LED open detection, send 8 DCKs in LAT=1 to read out the error flag of LOD register from DO-K pin. DO-K pin is the DO pin of Kth device.




Figure 11. Multiple Devices Cascaded Together



#### LED Open Detection and Error Flag Read-Out Instruction (continued)

K= Device cascade number. DCK >2.5MHz 1st waveform: (only CMD+ no grayscale data +GCK stop) ► Set detection mode and detection voltage R/G/B CMD2[3:0] → For reset command data - only CMD1,2,4 + no grayscale dataonly CMD1,2,5 + no grayscale dataonly CMD1,2,6 + no grayscale dataonly CMD1,2,3 + no grayscale data-R/G CMD1[15:0]=0x7F40 (set 32 scan) R/G/B CMD1[15:0]=0x0000 R/G/B CMD1[15:0]=0x0000 R/G/B CMD1[15:0]=0x0000 CMD1[15:0]=0x7F4F R/G/B CMD2[15:0]=0x0008 R/G/B CMD2[15:0]=0x0008 R/G/B CMD2[15:0]=0x0008 R/G/B CMD4[15:0]=0x4000 R/G/B CMD5[15:0]=0x8000 R/G/B CMD6[15:0]=0xC800 CMD1,2,4 CMD1,2,5 CMD1,2,6 CMD1,2,3 CMD1 CMD2 CMD4 CMD1 CMD2 CMD5 CMD1 CMD2 CMD6 48xK 1 48xK 1 48xK 1 48xK 1 48xK 48xK 1 48xK 1 48xK 48xK 1  $\mathbb{L}$ CMD2 CMD2 CMD2 CMD2 LAT GCK LOW 2nd waveform: (LAT covers 4 DCK + 1GCK): repeat 8 times (LAT covers 4 DCK + 1GCK) repeat 8 times «(LAT covers 4 DCK + 1GCK)» (LAT covers 4 DCK + 1GCK)» DI أست أست أسأر أست 3rd waveform: (CMD1,2,3 + only one scan data + 32 LAT+ GCK running) : repeat 2 times -CMD1,2,3 + only 1st scan data + 32 LAT repeat 2 times CMD1,2,3 + only 1st scan data + 32 LAT (1st time) CMD1,2,3 + only 1st scan data + 32 LAT (2nd time)-CMD1[15:0]=0x7F40 CMD1[15:0]=0x7F40 CMD1[15:0]=0x7F4F CMD1[15:0]=0x7F4F R/G/B CMD2[15:0]=0x7005 R/G/B CMD2[15:0]=0x7005 Only one scan data Only one scan data R/G/B CMD3[15:0]=0x003D (all grayscale data = 0xFFFF) (all grayscale data = 0xFFFF) CMD1,2,3 CMD1,2,3 CMD1 CMD2 CMD3 DS1[767:0]xK DS1[767:0]xK 48xK 1 48xK 1 48xK 48xK 1 48xK 1 48xK 768xK MЛЛЛ CMD2 CMD3 CMD2 GCK Freq. GCK Freq. = Error Flag Read Out Waveform Send 8 DCKs in LAT=1 to enter "Error Flag Read Out" LAT Read out Kth IC result -Read out (K-1)th IC result 

Figure 12. LED Open Detection Waveforms with Commands Instruction



#### LED Open Detection and Error Flag Read-Out Instruction (continued)

Error flag read-out description in the DO-K waveform above:

#### Example:

RO15 and S32 are the LED error flag of scan 32 of RO15.

RO15 and S31 are the LED error flag of scan 31 of RO15.

Each device needs 1536 DCKs to send out all 32 scans and 48 channels error flag, even the real application is not 32 scans. The device needs to meet the LED open detection constraints below when it performs LED open detection:

- a. DCK > 2.5MHz
- b. Grayscale Clock (GCK) cannot stay HIGH or LOW for more than 1ms because of AL5958's built-in GCK watchdog function.
- c. 16-bit Image data must set at 100% LED brightness (D[15:0] = 0XFFFF)
- d. R LED Open definition: Vout\_R > Vdeto\_R at turn-on time. Vdeto\_R is adjustable by RCMD2[1:0] to desired voltage level.
- e. G LED Open definition: Vout\_G > Vdeto\_G at turn-on time. Vdeto\_G is adjustable by GCMD2[1:0] to desired voltage level.
- f. B LED Open definition: Vout\_B > Vdeto\_B at turn-on time. Vdeto\_B is adjustable by BCMD2[1:0] to desired voltage level.

R/G/B CMD2 Bit	Value	Function	Description
R CMD2[3:2]	2'b01	Perform LED <b>open</b> detection and the error report can be read out by DO pin after sending "Error Flag Read-Out Waveform".	Error detection mode selection
	2'b00	VR-0.2V	
R CMD2[1:0]	2'b01	VR-0.3V	Open detection threshold voltage of R LED
IX CIVIDZ[1.0]	2'b10	VR-0.4V	(Vdeto_R)
	2'b11	VR-0.5V	
	2'b00	VGB-0.2V	
C CMD0[4.0]	2'b01	VGB-0.3V	Open detection threshold voltage of G LED
	2'b10	VGB-0.4V	(Vdeto G)
	2'b11	VGB-0.5V	
	2'b00	VGB-0.2V	
B CMD2[1:0]	2'b01	VGB-0.3V	Open detection threshold voltage of B LED
	2'b10	VGB-0.4V	(Vdeto B)
	2'b11	VGB-0.5V	

AL5958 Document number: DS47349 Rev. 1 - 2



#### **Undervoltage Lockout**

The AL5958 has two power pins VGB and VR, the power supply of digital control circuit is only connected to VGB pin; therefore, only the VGB pin has UVLO function. When VGB < 2.35V, AL5958 will automatic reset. For single color LED application, VGB and VR can be tied together.


#### Grayscale Clock (GCK) Watchdog Timer

The AL5958 features Grayscale Clock Watchdog Timer. If the Grayscale Clock stays HIGH or LOW for more than 1.4ms, AL5958 will automatically reset.

#### **Constant-Current Output**

The current characteristics could maintain invariable in the influence of loading voltage. Therefore, the AL5958 could minimize the interference of different LED forward voltages and produce the constant current. The following figures illustrate the suitable output voltage should be determined in order to keep an excellent performance.

### IV-Curve @ VLED(VR/VGB) = 3.1V




VLED - Vout (V)

AL5958 19 of 24

Document number: DS47349 Rev. 1 - 2 www.diodes.com © 2025 Copyright Diodes In




#### Multiplex Pulse Density Modulation (Multiplex-PDM)



The advanced Multiplex-PDM approach divides the frame time into the designated segments and interlaces Scan images to enhance the refresh rate. By this technique, the frame refresh rate could be improved efficiently by many times without increasing the frequency of grayscale clock in order to prevent EMI interference.

#### Grayscale Clock (GCK) Multiplier



AL5958 provides a Grayscale Clock Multiplier function by setting RCMD1[0]. When RCMD1[0]=0, constant current outputs are triggered only at the rising edge of GCKs. When RCMD1[0]=1, constant current outputs are triggered both at the rising edge and falling edge of GCKs. By this approach, the electromagnetic interference would be decreased substantially due to slow grayscale clocks.

#### **Automatic Black Frame Insertion**

In the process of scan switching, constant current outputs have to be turned off to avoid that LEDs of the preceding and the present scanning lines are turned on simultaneously. AL5958 supports a specific technique of automatic black frame insertion to solve this problem.

#### Last Scan Line Ghost Image Abatement

The last scan line ghost image abatment is an optional instruction designed to eliminate ghosting of multiplexed LED modules due to parasitic capacitors on the switching MOS pins.

AL5958
Document number: DS47349 Rev. 1 - 2

20 of 24 www.diodes.com



#### **Next Scan Line Ghost Image Abatement**

The next scan line ghost image abatment is an optional instruction designed to eliminate ghosting of multiplexed LED modules due to parasitic capacitors on the output pins.

#### **Power Dissipation**

When one AL5958 is operating, the practical power dissipation can be determined by the following equation:

PD = (VR - Vf\_RLED) \* lout\_R \* 16 \* turn-on time efficiency

- + (VGB Vf GLED) \* lout G \* 16 \* turn-on time efficiency
  - + (VGB Vf\_BLED) \* Iout\_B \* 16 \* turn-on time efficiency
  - + VR \* IVR\_all + VGB \* IVGB\_all
- + [ (lout\_R + lout\_G + lout\_B) \* K ]^2 \* 0.4 \* turn-on time efficiency

(K = the RGB pixel number connected to one MOS)


(IVR all / IVGB all means the static + dynamic supply current of VR / VGB, not only the static supply current.)

In secure operating conditions, the power consumption of an integrated chip should be less than the maximum permissible power dissipation which is determined by the package types and ambient temperature. The formula for maximum power dissipation is described as follows:

$$PD (max) = \frac{Tj(max)(\ C) - Ta(\ C)}{Rth(j-a)(\ C/Watt)}$$

The PD (max) declines as the ambient temperature raises. Therefore, suitable operating conditions should be designed with caution according to the chosen package and the ambient temperature. The following figure illustrates the relation between the maximum power dissipation and the ambient temperature.

#### Maximum Power Dissipation vs. Ambient Temperature






# Design Tools - from Diodes Website <a href="https://www.diodes.com/design/tools/">https://www.diodes.com/design/tools/</a>

- AL5958 Demo Board
- Demo Board Gerber File and User Guide



**Evaluation Boards** 

# **Ordering Information**




Orderable Part Number	Packago Codo	Package (Note 12)	Packing		
Orderable Part Nulliber	Package Code	Package (Note 12)	Qty.	Carrier	
AL5958JCZW76-13	JCZW76	W-QFN9090-76/SWP (Type A1)	2500	13" Tape & Reel	

Note: 12. For packaging details, go to our website at https://www.diodes.com/design/support/packaging/diodes-packaging/.

# **Marking Information**

W-QFN9090-76/SWP (Type A1)



YY: Year (ex: 25 = 2025)

WW : Week : 01 to 52; 52 represents week 52 and 53

XX: Internal Code

# **Tape and Reel Information**

Please see https://www.diodes.com/assets/Packaging-Support-Docs/AP02007.pdf for tape and reel details.






# **Package Outline Dimensions**

Please see http://www.diodes.com/package-outlines.html for the latest version.

#### W-QFN9090-76/SWP (Type A1)




W-0	W-QFN9090-76/SWP			
	(Type A1)			
Dim	Min	Max	Тур	
Α	0.70	0.80	0.75	
A1	0.00	0.05	0.02	
А3	0.203 REF			
b	0.15	0.25	0.20	
D	8.90	9.10	9.00	
D2	5.80	6.00	5.90	
Е	8.90	9.10	9.00	
E2	5.80	6.00	5.90	
е	0.40 BSC			
k	1.15 REF			
L	0.30	0.50	0.40	
All Dimensions in mm				

# **Suggested Pad Layout**

Please see http://www.diodes.com/package-outlines.html for the latest version.

#### W-QFN9090-76/SWP (Type A1)



Dimensions	Value (in mm)
С	0.400
Х	0.250
X1	0.750
X2	5.900
X3	8.850
Υ	0.250
Y1	0.750
Y2	5.900
Y3	8.850

#### **Mechanical Data**

- Moisture Sensitivity: Level 3 per J-STD-020
- Terminals: Finish Matte Tin Plated Leads, Solderable per JESD22-B102 @3
- Weight: 0.183 grams (Approximate)



#### **IMPORTANT NOTICE**

- 1. DIODES INCORPORATED (Diodes) AND ITS SUBSIDIARIES MAKE NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARDS TO ANY INFORMATION CONTAINED IN THIS DOCUMENT, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS (AND THEIR EQUIVALENTS UNDER THE LAWS OF ANY JURISDICTION).
- 2. The Information contained herein is for informational purpose only and is provided only to illustrate the operation of Diodes' products described herein and application examples. Diodes does not assume any liability arising out of the application or use of this document or any product described herein. This document is intended for skilled and technically trained engineering customers and users who design with Diodes' products. Diodes' products may be used to facilitate safety-related applications; however, in all instances customers and users are responsible for (a) selecting the appropriate Diodes products for their applications, (b) evaluating the suitability of Diodes' products for their intended applications, (c) ensuring their applications, which incorporate Diodes' products, comply the applicable legal and regulatory requirements as well as safety and functional-safety related standards, and (d) ensuring they design with appropriate safeguards (including testing, validation, quality control techniques, redundancy, malfunction prevention, and appropriate treatment for aging degradation) to minimize the risks associated with their applications.
- 3. Diodes assumes no liability for any application-related information, support, assistance or feedback that may be provided by Diodes from time to time. Any customer or user of this document or products described herein will assume all risks and liabilities associated with such use, and will hold Diodes and all companies whose products are represented herein or on Diodes' websites, harmless against all damages and liabilities.
- 4. Products described herein may be covered by one or more United States, international or foreign patents and pending patent applications. Product names and markings noted herein may also be covered by one or more United States, international or foreign trademarks and trademark applications. Diodes does not convey any license under any of its intellectual property rights or the rights of any third parties (including third parties whose products and services may be described in this document or on Diodes' website) under this document.
- 5. Diodes' products are provided subject to Diodes' Standard Terms and Conditions of Sale (<a href="https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/">https://www.diodes.com/about/company/terms-and-conditions/terms-and-conditions-of-sales/</a>) or other applicable terms. This document does not alter or expand the applicable warranties provided by Diodes. Diodes does not warrant or accept any liability whatsoever in respect of any products purchased through unauthorized sales channel.
- 6. Diodes' products and technology may not be used for or incorporated into any products or systems whose manufacture, use or sale is prohibited under any applicable laws and regulations. Should customers or users use Diodes' products in contravention of any applicable laws or regulations, or for any unintended or unauthorized application, customers and users will (a) be solely responsible for any damages, losses or penalties arising in connection therewith or as a result thereof, and (b) indemnify and hold Diodes and its representatives and agents harmless against any and all claims, damages, expenses, and attorney fees arising out of, directly or indirectly, any claim relating to any noncompliance with the applicable laws and regulations, as well as any unintended or unauthorized application.
- 7. While efforts have been made to ensure the information contained in this document is accurate, complete and current, it may contain technical inaccuracies, omissions and typographical errors. Diodes does not warrant that information contained in this document is error-free and Diodes is under no obligation to update or otherwise correct this information. Notwithstanding the foregoing, Diodes reserves the right to make modifications, enhancements, improvements, corrections or other changes without further notice to this document and any product described herein. This document is written in English but may be translated into multiple languages for reference. Only the English version of this document is the final and determinative format released by Diodes.
- 8. Any unauthorized copying, modification, distribution, transmission, display or other use of this document (or any portion hereof) is prohibited. Diodes assumes no responsibility for any losses incurred by the customers or users or any third parties arising from any such unauthorized use.
- 9. This Notice may be periodically updated with the most recent version available at <a href="https://www.diodes.com/about/company/terms-and-conditions/important-notice">https://www.diodes.com/about/company/terms-and-conditions/important-notice</a>

The Diodes logo is a registered trademark of Diodes Incorporated in the United States and other countries. All other trademarks are the property of their respective owners.

© 2025 Diodes Incorporated. All Rights Reserved.

www.diodes.com

AL5958 24 of 24 August 2025
Document number: DS47349 Rev. 1 - 2 www.diodes.com © 2025 Copyright Diodes Incorporated. All Rights Reserved.