

## **MOSFET** - Power, Single N-Channel, DUAL COOL®

## 40 V, 0.78 mΩ, 310 A NTMFSCOD8NO4XM

#### **Features**

- Dual Sided Cooling Package
- Latest 40 V Power MOSFET Technology for Motor Drive **Applications**
- Extreme Lower On-Resistance to Minimize Conduction Losses
- Lower Gate Charge to Minimize Gate Driving and Switching Losses
- Soft Body Diode Reverse Recovery
- These Devices are Pb-Free, Halogen Free and are RoHS Compliant

#### **Applications**

- Motor Drive
- ORing FET
- Battery Protection

## **MAXIMUM RATINGS** ( $T_J = 25 \, ^{\circ}C$ unless otherwise specified)

Symbol	Parameter	Value	Unit	
V <sub>DSS</sub>	Drain-to-Source Voltage		40	٧
$V_{GS}$	Gate-to-Source Voltage	DC	±20	٧
I <sub>D</sub>	Continuous Drain Current	T <sub>C</sub> = 25 °C	310	Α
	(Note 2)	T <sub>C</sub> = 100 °C	219	
$P_{D}$	Power Dissipation (Note 2)	T <sub>C</sub> = 25 °C	135	W
I <sub>DM</sub>	Pulsed Drain Current	$T_C$ = 25 °C, $t_p$ = 10 $\mu$ s	1463	Α
T <sub>J</sub> , T <sub>stg</sub>	Operating Junction and Storage T Range	-55 to +175	°C	
Is	Continuous Source-Drain Current (Body Diode)		150	Α
E <sub>AS</sub>	Single Pulse Avalanche Energy (I <sub>PK</sub> = 69 A)		248	mJ
TL	Lead Temperature Soldering Purposes (1/8" from case for 10 s)		260	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


1. Surface-mounted on FR4 board using 1 in² pad size, 1 oz Cu pad.

- 2. The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.

#### THERMAL CHARACTERISTICS


Symbol	Parameter	Max	Unit
$R_{ heta JC}$	Junction-to-Case (Bottom) – Steady State (Note 2)	1.1	°C/ W
$R_{\theta JC}$	Junction-to-Case (Top) – Steady State (Note 2)	1.7	
$R_{\theta JA}$	Junction-to-Ambient – Steady State (Notes 1, 2)	39	

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
40 V	0.78 mΩ @ 10 V	310 A



**DFN8 5x6** CASE 506EG

#### **MARKING DIAGRAM**




3R = Specific Device Code Α = Assembly Location

Υ = Year

W = Work Week

= Assembly Lot Code

#### **N-Channel MOSFET**



### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

#### **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25 °C unless otherwise noted)

Symbol	Parameter	Test Conditions	Min	Тур	Max	Unit
OFF CHARAC	TERISTICS		•	•		
V <sub>(BR)DSS</sub>	Drain-to-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_D = 1 \text{ mA}$	40			V
$\Delta V_{(BR)DSS}/ \Delta T_J$	Drain-to-Source Breakdown Voltage Temperature Coefficient	I <sub>D</sub> = 1 mA, Referenced to 25 °C		15		mV/°C
I <sub>DSS</sub>	Zero Gate Voltage Drain Current	V <sub>DS</sub> = 40 V, T <sub>J</sub> = 25 °C	1		10	μΑ
		V <sub>DS</sub> = 40 V, T <sub>J</sub> = 125 °C			100	
$I_{GSS}$	Gate-to-Source Leakage Current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = 20 V			100	nA
ON CHARACT	TERISTICS (Note 3)					
R <sub>DS(on)</sub>	Drain-to-Source On Resistance	V <sub>GS</sub> = 10 V, I <sub>D</sub> = 50 A		0.63	0.78	mΩ
		V <sub>GS</sub> = 7 V, I <sub>D</sub> = 50 A		0.86	1.25	
V <sub>GS(TH)</sub>	Gate Threshold Voltage	$V_{GS} = V_{DS}, I_D = 180 \mu A$	2.5	3.0	3.5	V
$\Delta V_{GS(TH)}/ \Delta T_J$	Gate Threshold Voltage Temperature Coefficient	$V_{GS} = V_{DS}, I_D = 180 \mu A$		-7		mV/°C
9FS	Forward Trans-conductance	V <sub>DS</sub> = 5 V, I <sub>D</sub> = 50 A		244		S
HARGES &	CAPACITANCES					
C <sub>ISS</sub>	Input Capacitance	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V, f = 1 MHz		4651		pF
C <sub>OSS</sub>	Output Capacitance			3319		1
C <sub>RSS</sub>	Reverse Transfer Capacitance			69		
Q <sub>OSS</sub>	Output Charge			100		nC
Q <sub>G(TOT)</sub>	Total Gate Charge	V <sub>GS</sub> = 10 V, V <sub>DD</sub> = 20 V, I <sub>D</sub> = 50 A		72		1
Q <sub>G(TH)</sub>	Threshold Gate Charge			14		1
$Q_{GS}$	Gate-to-Source Charge			21		
$Q_{GD}$	Gate-to-Drain Charge			13		1
$V_{GP}$	Gate Plateau Voltage			4.5		V
$R_{G}$	Gate Resistance	f = 1 MHz		0.65	1.2	Ω
SWITCHING C	CHARACTERISTICS (Note 3)					
t <sub>d(ON)</sub>	Turn-On Delay Time	Resistive Load		28		ns
t <sub>r</sub>	Rise Time	$V_{GS} = 0/10 \text{ V}, V_{DD} = 20 \text{ V},$ $I_{D} = 50 \text{ A}, R_{G} = 2.5 \Omega$		10		
t <sub>d(OFF)</sub>	Turn-Off Delay Time			45		
t <sub>f</sub>	Fall Time			9.5		1
SOURCE-TO-	-DRAIN DIODE CHARACTERISTICS					
V <sub>SD</sub>	Forward Diode Voltage	$V_{GS}$ = 0 V, $I_S$ = 50 A, $T_J$ = 25 °C		0.81	1.2	V
		V <sub>GS</sub> = 0 V, I <sub>S</sub> = 50 A, T <sub>J</sub> = 125 °C		0.66	1.0	]
t <sub>RR</sub>	Reverse Recovery Time	$V_{GS} = 0 \text{ V}, \text{ dI}_{S}/\text{dt} = 100 \text{ A}/\mu\text{s},$		69		ns
ta	Charge Time	I <sub>S</sub> = 50 A, V <sub>DD</sub> = 50 V		36		1
t <sub>b</sub>	Discharge Time			33		1
Q <sub>RR</sub>	Reverse Recovery Charge			144		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate Voltage




Figure 4. On-Resistance vs. Drain Current




Figure 5. Capacitance Characteristics





Figure 6. Gate Charge Characteristics

#### **TYPICAL CHARACTERISTICS**



1000 I<sub>D</sub>, Drain Current (A) 100 RDS(ON) Limi IDM Limit 10 **BVDSS Limit** 10us 100us 1ms 1 10ms 100ms 1sec 0.1 10 100 0.1 V<sub>DS</sub>, Drain to Source Voltage (V)

Figure 7. Resistive Switching Time Variation vs. Gate Resistance

Figure 8. Safe Operating Area (SOA)




Figure 9. Avalanche Current vs Pulse Time (UIS)




Figure 10. Transient Thermal Response

#### **ORDERING INFORMATION**

Device	Device Marking	Package	Shipping <sup>†</sup>
NTMFSC0D8N04XMTWG	3R	DFN8 5x6 (Pb-Free/Halogen Free)	3,000 / Tape & Reel

<sup>†</sup> For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <u>BRD8011/D</u>.

DUAL COOL is a registered trademark of Semiconductor Components Industries, LLC (SCILLC) or its subsidiaries in the United States and/or other countries.

## **REVISION HISTORY**

Revision	Description of Changes	Date
2	Revision to add figure in the existing datasheet.	8/27/2025


This document has undergone updates prior to the inclusion of this revision history table. The changes tracked here only reflect updates made on the noted approval dates.




## DFN8 5x6.15, 1.27P, DUAL COOL

CASE 506EG ISSUE D

**DATE 25 AUG 2020** 







#### NOTES:

- 1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M, 2009.
- 2. CONTROLLING DIMENSION: MILLIMETERS
- 3. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.
- 4. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- 5. SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT ON THE PACKAGE BODY.

FRONT VIEW SEE DETAIL "B"		A2	θ   A1   C	SEATING PLANE
		DETAIL "B"		
0.10 <b>M</b>	CAB	SCALE: 2:1		






\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

DIM	MILLIMETERS			
	MIN.	NOM.	MAX.	
Α	0.85	0.90	0.95	
A1	-	-	0.05	
A2	-	-	0.05	
b	0.31	0.41	0.51	
b1	0.21	0.31	0.41	
С	0.20	0.25	0.30	
D	4.90	5.00	5.10	
D1	4.80	4.90	5.00	
D2	3.67	3.82	3.97	
D3	2.60 REF			
D4	0.86 REF			
Е	6.05	6.15	6.25	
E1	5.70	5.80	5.90	
E2	3.38	3.48	3.58	
E3	•	3.30 REF		
E4		0.50 REF	=	
E5	Û	0.34 REF	:	
E6	(	0.30 REF		
E7	0.52 REF			
е	1.27 BSC			
1/2e	0.635 BSC			
K	1.30	1.40	1.50	
L	0.56	0.66	0.76	
L1	0.52	0.62	0.72	
Ф	0°		12°	

# GENERIC MARKING DIAGRAM\*

**BOTTOM VIEW** 



XXXX = Specific Device Code

A = Assembly Location

Y = Year

WW = Work Week

ZZ = Assembly Lot Code

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "•", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON84257G	Electronic versions are uncontrolled except when accessed directly from the Document Repository Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	DFN8 5x6.15, 1.27P, DUAL COOL		PAGE 1 OF 1	

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales