

16-Bit Microprocessor


Description

The CXQ70116 is a CMOS 16-bit microprocessor with internal 16-bit architecture and a 16-bit external data bus. The CXQ70116 instruction set is a superset of the 8086/8088; however, instruction and execution times are different. The CXQ70116 additionally has a powerful instruction set including bit processing, packed BCD operations, and high-speed multiplication/division operations. The CXQ70116 can also emulate the functions of an 8080 and comes with a standby mode that significantly reduces power consumption. It is software-compatible with the CXQ70108 microprocessor.


Features

- Minimum instruction execution time: 250 ns (at 8 MHz)
- Maximum addressable memory: 1 Mbytes
- Abundant memory addressing modes
- 14 × 16-bit register set
- 101 instructions
- Instruction set is a superset of 8086/8088 instruction set
- Bit, byte, word, and block operations
- Bit field operation instructions
- Packed BCD operation instructions
- Multiplication/division instructions execution time: 2.4 μ s to 7.1 μ s (at 8 MHz)
- High-speed block transfer instructions: 2 Mbytes/s (at 8 MHz)
- High-speed calculation of effective addresses: 2 clock cycles in any addressing mode
- Maskable (INT) and non-maskable (NMI) interrupt inputs
- IEEE-754 bus compatible interface
- 8080 emulation functions
- CMOS technology
- Low power consumption
- Standby function
- Single power supply
- 5-MHz or 8-MHz clock
- 40-pin Plastic/Ceramic DIP (800 mil)
- NEC μ P70116 (V30) compatible

Pin Configuration (Top View)



Block Diagram



Pin Identification

No.	Symbol	Direction	Function
1	IL*		Internally connected
2—18	AD14—AD0	In/Out	Address/data bus
17	NMI	In	Nonmaskable interrupt input
18	INT*	In	Maskable interrupt input
19	CLK	In	Clock input
20	GND		Ground
21	RESET	In	Reset input
22	READY	In	Ready input
23	PULL	In	P ₀ input
24	INTAK (DS0)	Out	Interrupt acknowledge output (queue status bit 1 output)
25	ASIB (DS0)	Out	Address strobe output (queue status bit 0 output)
26	DUFEN (DS0)	Out	Duffer enable output (bus status bit 0 output)
27	RUFERW (RS)	Out	Buffer enable/output (bus status bit 1 output)
28	I/O/M (DS1)	Out	Access is I/O or memory (bus status bit 2 output)
29	WE (BUS/CLK)	Out	Write strobe output (bus lock output)
30	HLDACK ($\overline{RC}/\overline{AK}$)	Out (In/Out)	Hold acknowledge output (bus hold request input/acknowledge output 1)
31	HLDREQ ($\overline{RC}/\overline{AK}$)	In (In/Out)	Hold request input (bus hold request input/acknowledge output 0)
32	\overline{RD}	Out	Read strobe output
33	S/LB	In	Small-scale/large-scale system input
34	\overline{CBE}	Out	Upper byte enable
35—38	A ₁₅ /P ₁₅ & A ₀ /P ₀	Out	Address bus, high bits or processor status output
39	AD15	In/Out	Address/data bus, bit 15
40	VDD		Power supply

Notes: *IC should be connected to ground.

Where pins have different functions in small-scale and large-scale systems, the large-scale system pin symbol and function are in parentheses.

Unused input pins should be tied to ground or VDD to minimize power dissipation and prevent the flow of potentially harmful currents.

Pin Functions

Some pins of the CXQ70118 have different functions according to whether the microprocessor is used in a small- or large-scale system. Other pins function the same way in either type of system.

AD[15:0] AD[15:0] [Address/Data Bus]

For small- and large-scale systems.

AD[15:0] — AD[15:0] are the time-multiplexed address and data bus. They are active high. This bus contains the lower 16 bits of the 20-bit address during T1 of the bus cycle. It is used as a 16-bit data bus during T2, T3, and T4 of the bus cycle.

The address/data bus is a three-state bus and can be high or low during standby mode. The bus will float to the high impedance during hold and interrupt acknowledge.

NMI [Nonmaskable Interrupt]

For small- and large-scale systems.

This pin is used to input nonmaskable interrupt requests. NMI cannot be masked by software. This input is positive edge-triggered and can be sensed during any clock cycle. Actual interrupt processing begins, however, after completion of the instruction in progress.

The contents of interrupt vector 2 determine the starting address for the interrupt-serving routine. Note that a hold request will be accepted even during NMI acknowledge.

This interrupt will cause the CXQ70118 to exit the standby mode.

INT [Maskable Interrupt]

For small- and large-scale systems.

This pin is a level-triggered interrupt request that can be masked by software.

INT is active high and is sensed during the last clock of the instruction. The interrupt will be accepted if the system is in interrupt enable state (if the interrupt enable flag IE is set). The CPU outputs the INTACK signal to inform external devices that the interrupt request has been granted.

If NMI and INT interrupts occur at the same time, NMI has higher priority than INT and INT cannot be accepted. A hold request will be accepted during INT acknowledge.

This interrupt causes the CXQ70118 to exit the standby mode.

CLK [Clock]

For small- and large-scale systems.

This pin is used for external clock input.

RESET [Reset]

For small- and large-scale systems.

This pin is used for the CPU reset signal. It is active high. Input of this signal has priority over all other operations. After the reset signal input returns low, the CPU begins execution of the program starting at address FFF0H.

In addition to causing normal CPU start, RESET input will cause the CXQ70118 to exit the standby mode.

READY [Ready]

For small- and large-scale systems.

When the memory or I/O device being accessed cannot complete data read or write within the CPU basic access time, it can generate a CPU wait state (Tw) by setting this signal to inactive (low) and requesting a read/write cycle delay.

If the READY signal is active (high) during either T3 or Tw state, the CPU will not generate a wait state.

POLL [Poll]

For small- and large-scale systems.

The CPU checks this input upon execution of the POLL instruction. If the input is low, then execution continues. If the input is high, the CPU will check the POLL input every five clock cycles until the input becomes low again.

The POLL and READY functions are used to synchronize CPU program execution with the operation of external devices.

RD [Read Strobe]

For small- and large-scale systems.

The CPU outputs this strobe signal during data read from an I/O device or memory. The RD/M signal is used to select between I/O and memory. RD will be high during standby mode. It is tri-state and floats to the High impedance during hold acknowledge.

S/LG [Small/Large]

For small- and large-scale systems.

This signal determines the operation mode of the CPU. This signal is fixed either high or low. When this signal is high, the CPU will operate in small-scale system mode, and when low, in the large-scale system mode. A small-scale system will have at most one bus master such as a DMA controller device on the bus. A large-scale system can have more than one bus master accessing the bus as well as the CPU.

Pins 24 to 31 function differently depending on the operating mode of the CPU. Separate mode/time is adopted for these signals in the two operational modes.

Pin No.	Function	
	S/LG-high	S/LG-low
24	INTAK	OSi
25	ASTB	OSo
26	BUFFEN	BSi
27	BUFFR/W	BSi
28	IQ/V	BSi
29	WR	BU/SLOCK
30	FLDAK	RD/ACKi
31	HLDRQ	RD/ACKo

INTAK [Interrupt Acknowledge]

For small-scale systems.

The CPU generates the INTAK signal low when it accepts an INT signal.

The interrupting device synchronizes with this signal and outputs the interrupt vector to the CPU via the data bus (AD₀ — AD₆). INTAK will be high during standby mode.

ASTB [Address Strobe]

For small-scale systems.

The CPU outputs this strobe signal to latch address information at an external latch. ASTB will be low during standby mode.

BUFEN [Buffer Enable]

For small-scale systems.

It is used as the output enable signal for an external bidirectional buffer. The CPU generates this signal during data transfer operations with external memory or I/O devices or during input of an interrupt vector.

$\overline{\text{BUFEN}}$ will be high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

BUFR/W [Buffer Read/Write]

For small-scale systems.

The output of this signal determines the direction of data transfer with an external bidirectional buffer. A high output causes transmission from the CPU to the external device; a low signal causes data transfer from the external device to the CPU.

BUFR/W will be either high or low during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

IQ/M [I/O/Memory]

For small-scale systems.

The CPU generates this signal to specify either I/O access or memory access. A low-level output specifies I/O and a high-level specifies memory.

$\overline{\text{IQ/M}}$ will be either high or low during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

WR [Write Strobe]

For small-scale systems.

The CPU generates this strobe signal during data transfer to an I/O device or memory. Selection of either I/O or memory is performed by the $\overline{\text{IQ/M}}$ signal.

$\overline{\text{WR}}$ will be high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

HLDACK [Hold Acknowledge]

For small-scale systems.

The HLDACK signal is used to indicate that the CPU accepts the hold request's grant (HLDRC). When this signal is high, the address bus, address/data bus, and the control lines become high impedance.

HLDRC [Hold Request]

For small-scale systems.

This input signal is used by external devices to request the CPU to release the address bus, address/data bus, and the control bus.

UBE [Upper Byte Enable]

For small- and large-scale systems.

$\overline{\text{UBE}}$ indicates the use of the upper eight bits ($\text{AD}_{15} - \text{AD}_8$) of the address/data bus during a bus cycle. This signal is active low during H for read, write, and interrupt acknowledge cycles when $\text{AD}_{15} - \text{AD}_8$ are to be used. Bus cycles in which $\overline{\text{UBE}}$ is active are shown in the following table.

Type of Bus Operation	UBE	AD ₀	Number of Bus Cycle
Write at even address	0	0	1
Write at odd address	0	1	2
Read at even address	1	0	1
Read at odd address	0	1	1

Notes: *First bus cycle

**Second bus cycle

UBE is low continuously during the acknowledge edge state, low to high during standby mode. It is three-state and floats to the high impedance during hold acknowledge.

Ar₀/PS₀ Ar₀/PS₀ (Address Bus/Processor Status)

For 8-bit and 16-bit data systems

These pins are time-multiplexed to operate as an address bus and as processor status signals.

When used as the address bus, these pins are the high 4 bits of the 20-bit memory address. During I/O access, all 4 bits output data 0.

The processor status signals are provided for both memory and I/O use. PS₀ is always 0 in the native mode and 1 in HUB0 emulation mode. The interrupt enable flag (IE) is output on pin PS₀. Pins PS₁ and PS₂ indicate which memory segment is being accessed.

Ar ₀ /PS ₀	Ar ₁ /PS ₀	Segment
0	0	Data segment 1
0	1	Stack segment
1	0	Program segment
1	1	Data segment 0

Ar₀/PS₀ – Ar₁/PS₀ will be either high or low during standby mode. They are three-state and float to the high impedance during hold acknowledge.

QS₁, QS₀ (Queue Status)

For 8-bit data systems

The CPU uses these signals to allow external devices, such as the floating-point arithmetic processor chip, to monitor the status of the internal CPL instruction queue.

QS ₁	QS ₀	Instruction Queue Status
0	0	NOT (queue does not change)
0	1	First byte of instruction
1	0	Flush queue
1	1	Subsequent bytes of instruction

The instruction queue status indicated by these signals is the status when the execution unit (EXU) accesses the instruction queue. The data output from these pins is three-state, is only for one clock cycle immediately following queue access. These status signals are provided so that the floating-point processor can monitor the CPU's program execution status and synchronize its operation with the CPU when control is passed to it by the FPU (Floating Point Unit) instructions.

QS₁, QS₀ will be low during standby mode.

BS₂ — BS₀ [Bus Status]

For large-scale systems.

The CPU uses these status signals to allow an external controller to monitor what the current bus cycle is.

The external controller decodes these signals and generates the control signals required to perform access of the memory or I/O device.

BS ₂	BS ₁	BS ₀	Bus Cycle
0	0	0	Interrupt acknowledge
0	0	1	I/O read
0	1	0	I/O write
0	1	1	Halt
1	0	0	Program fetch
1	0	1	Memory read
1	1	0	Memory write
1	1	1	Passive state

BS₂ — BS₀ will be high during standby mode. They are three-state and float to the high impedance during hold acknowledge.

BUSLOCK [Bus Lock]

For large-scale systems.

The CPU uses this signal to secure the bus while executing the instruction immediately following the BUSLOCK prefix instruction. It is a status signal to the other bus masters in a multiprocessor system inhibiting them from using the system bus during this time.

The output of this signal is three-state and becomes high impedance during hold acknowledge. BUSLOCK is high during standby mode except if the HALT instruction has a BUSLOCK prefix.

RQ/AK₁, RQ/AK₀ [Hold Request/Acknowledge]

For large-scale systems.

These pins function as bus hold request inputs (RQ) and as bus hold acknowledge outputs (AK). RQ/AK₀ has a higher priority than RQ/AK₁.

These pins have three-state outputs with on-chip pull-up resistors which keep the pin at high level when the output is high impedance.

Vcc [Power Supply]

For small- and large-scale systems.

This pin is used for the +5V power supply.

GND [Ground]

For small- and large-scale systems.

This pin is used for ground.

IC [Internally Connected]

This pin is used for tests performed at the factory by SONY. The CXQ70116 is used with this pin at ground potential.

Absolute Maximum Ratings

(Ta=+25°C)

Parameter	Symbol	Rating Value	Unit
Power supply voltage	V _{DD}	-0.5 to +7.0	V
Input voltage	V _I	-0.5 to V _{DD} +0.5	V
CLK input voltage	V _{KL}	-0.5 to V _{DD} +1.0	V
Output voltage	V _O	-0.5 to V _{DD} +0.5	V
Power dissipation	P _{max}	+0.5	W
Operating temperature	T _{op}	-40 to +85	°C
Storage temperature	T _{stg}	-55 to +150	°C

Comment: Exposing the device to stresses above those listed in Absolute Maximum Ratings could cause permanent damage. The device is not intended to be operated under conditions outside the limits described in the operational sections of this specification. Exposure to electrical and mechanical loading conditions not covered by these limits may affect device reliability.

DC Characteristics

CXQ70116-6, Ta=-40°C to +85°C, V_{DD}=+5V±10%CXQ70116-8, Ta=-40°C to +70°C, V_{DD}=+5V±5%

Parameter	Symbol	Limits		Unit	Test Conditions
		Min.	Typ.		
Input voltage high	V _{IH}	2.2		V _{DD} +0.3	V
Input voltage low	V _{IL}	0.5		0.9	V
CLK input voltage high	V _{KH}	3.9		V _{DD} +1.0	V
CLK input voltage low	V _{KL}	-0.5		0.9	V
Output voltage high	V _{OH}	0.7 V _{DD}			I _{DD} =-400 µA
Output voltage low	V _{OL}			0.4	I _{DD} =2.5 mA
Input leakage current high	I _{IH}			10	V=V _{DD}
Input leakage current low	I _{IL}			10	V=0V
Output leakage current high	I _{OIH}			10	V _O =V _{DD}
Output leakage current low	I _{OIL}			10	V _O =0V
Supply current	I _{DD}	CXQ70116-6	30	60	Normal operation
		5 MHz	5	10	Standby mode
		CXQ70116-8	45	80	Normal operation
		5 MHz	5	12	Standby mode

Capacitance

(Ta=+25°C, V_{DD}=0V)

Parameter	Symbol	Limits		Unit	Test Conditions
		Min.	Max.		
Input capacitance	C _i		15	µF	f _c =1 MHz
I/O capacitance	C _{IO}		15	pF	Unmeasured pins return to 0V


AC Characteristics

CXQ70116-5, $T_a = -40^{\circ}\text{C}$ to $+85^{\circ}\text{C}$, $V_{CC} = +5\text{V} \pm 10\%$ CXQ70116-8, $T_a = -10^{\circ}\text{C}$ to -70°C , $V_{CC} = +5\text{V} \pm 5\%$


Parameter	Symbol	CXQ70116-5		CXQ70116-8		Unit	Test Conditions
		Min.	Max.	Min.	Max.		
Small/Large Scale							
Clock cycle	t_{CCN}	200	500	125	500	ns	
Clock pulse width high	t_{CpH}	50		50		ns	$V_{CC}=3.0V$
Clock pulse width low	t_{CpL}	50		50		ns	$V_{CC}=1.5V$
Clock rise time	t_{CL}		10		8	ns	1.5V to 3.0V
Clock fall time	t_{CF}		10		7	ns	3.0V to 1.5V
READY inactive setup to CLK ↓	t_{RNSU}	8		8		ns	
READY inactive hold after CLK ↓	t_{RNSH}	30		20		ns	
READY active setup to CLK ↑	t_{RNSU}	$t_{RNSU}-8$		$t_{RNSU}-8$		ns	
READY active hold after CLK ↑	t_{RNSH}	30		20		ns	
Data setup time to CLK ↓	t_{DSU}	30		20		ns	
Data hold time after CLK ↓	t_{DHL}	10		10		ns	
NMI, INT, PCLL setup time to CLK ↑	t_{NSU}	30		15		ns	
RESET setup time to CLK ↑	t_{RSU}	30		20		ns	
RESET hold time to CLK ↓	t_{RSH}	10		10		ns	
Input rise time (except CLK)	t_{IR}		20		20	ns	0.8V to 2.2V
Input fall time (except CLK)	t_{IF}		12		12	ns	2.2V to 0.8V
Output rise time	t_{OR}		20		20	ns	0.8V to 2.2V
Output fall time	t_{OF}		12		12	ns	2.2V to 0.8V
Small Scale							
Address delay time from CLK	t_{ASD}	10	90	10	80	ns	CL=100 pF
Address hold time from CLK	t_{ASH}	10		10		ns	
PS delay time from CLK ↓	t_{PSD}	10	90	10	80	ns	
PS triar delay time from CLK ↑	t_{PST}	10	80	10	60	ns	
Address setup time to AS1B ↓	t_{AS1SU}	$t_{RNSU}-60$		$t_{RNSU}-30$		ns	
Address hold delay time from CLK ↓	t_{ASH}	t_{RNSH}	80	t_{RNSH}	60	ns	
ASTB ↑ delay time from CLK ↓	t_{ASTA}		80		50	ns	
ASTB ↓ delay time from CLK ↑	t_{ASTL}		85		55	ns	
ASTB width high	t_{ASTH}	$t_{RNSH}-20$		$t_{RNSH}-10$		ns	
Address hold time from ASTB ↓	t_{ASHA}	$t_{RNSH}-10$		$t_{RNSH}-10$		ns	

Parameter	Symbol	CXQ70116-5		CXQ70116-8		Unit	Test Conditions
		Min.	Max.	Min.	Max.		
Control delay time from CLK	tact	10	110	10	65	ns	CL=100 pF
Address float to RD	tsfL	0		0		ns	
RD delay time from CLK	tack	10	180	10	80	ns	
RD delay time from CLK	tcrd	10	150	10	80	ns	
Address delay time from RD	tadr	clk-40		clk-40		ns	
RD width low	tbr	2ns<75		2ns<50		ns	
Data output delay time from CLK	tack	10	90	10	60	ns	
Data float delay time from CLK	tscf	10	80	10	60	ns	
WD width low	tbr	2ns<80		2ns<40		ns	
HDRD setup time to CLK	tshdr	35		20		ns	
ALDsk delay time from CLK	taksk	10	160	10	100	ns	
Large Scale							
Address delay time from CLK	tack	10	90	10	60	ns	CL=100 pF
Address float time from CLK	tsfL	0		0		ns	
PS delay time from CLK	tack	10	90	10	60	ns	
PS float delay time from CLK	tsfL	0	80	0	60	ns	
Address float delay time from CLK	tack	ack-40	80	ack-40	60	ns	
Address delay time from RD	tadr	clk-45		clk-40		ns	
ASTB delay time from PS	tastb		10		15	ns	
BS delay time from CLK	tack	10	110	10	60	ns	
BS delay time from CLK	tack	10	130	10	65	ns	
RD delay time from address float	tack	0		0		ns	
RD delay time from CLK	tack	10	165	10	80	ns	
RD delay time from CLK	tcrd	10	150	10	80	ns	
RD width low	tbr	2ns<75		2ns<50		ns	
Data output delay time from CLK	tack	10	90	10	60	ns	
Data float delay time from CLK	tscf	10	80	10	60	ns	
AK delay time from CLK	taksk		70		50	ns	
RD setup time to CLK	tshdr	20		10		ns	
RD hold time after CLK	tahdr	40		30		ns	


Read Timing [Small Scale]



Interrupt Acknowledge Timing




Hold Request/Acknowledge Timing [Small Scale]



* $t_{10} = t_{10} + t_{11} + t_{12} + t_{13} + t_{14} + t_{15} + t_{16} + t_{17} + t_{18} + t_{19} + t_{20} + t_{21} + t_{22} + t_{23} + t_{24} + t_{25} + t_{26} + t_{27} + t_{28} + t_{29} + t_{30} + t_{31} + t_{32} + t_{33} + t_{34} + t_{35} + t_{36} + t_{37} + t_{38} + t_{39} + t_{40} + t_{41} + t_{42} + t_{43} + t_{44} + t_{45} + t_{46} + t_{47} + t_{48} + t_{49} + t_{50} + t_{51} + t_{52} + t_{53} + t_{54} + t_{55} + t_{56} + t_{57} + t_{58} + t_{59} + t_{60} + t_{61} + t_{62} + t_{63} + t_{64} + t_{65} + t_{66} + t_{67} + t_{68} + t_{69} + t_{70} + t_{71} + t_{72} + t_{73} + t_{74} + t_{75} + t_{76} + t_{77} + t_{78} + t_{79} + t_{80} + t_{81} + t_{82} + t_{83} + t_{84} + t_{85} + t_{86} + t_{87} + t_{88} + t_{89} + t_{90} + t_{91} + t_{92} + t_{93} + t_{94} + t_{95} + t_{96} + t_{97} + t_{98} + t_{99} + t_{100}$

Bus Request/Acknowledge Timing [Large Scale]



* $t_{10} = t_{10} + t_{11} + t_{12} + t_{13} + t_{14} + t_{15} + t_{16} + t_{17} + t_{18} + t_{19} + t_{20} + t_{21} + t_{22} + t_{23} + t_{24} + t_{25} + t_{26} + t_{27} + t_{28} + t_{29} + t_{30} + t_{31} + t_{32} + t_{33} + t_{34} + t_{35} + t_{36} + t_{37} + t_{38} + t_{39} + t_{40} + t_{41} + t_{42} + t_{43} + t_{44} + t_{45} + t_{46} + t_{47} + t_{48} + t_{49} + t_{50} + t_{51} + t_{52} + t_{53} + t_{54} + t_{55} + t_{56} + t_{57} + t_{58} + t_{59} + t_{60} + t_{61} + t_{62} + t_{63} + t_{64} + t_{65} + t_{66} + t_{67} + t_{68} + t_{69} + t_{70} + t_{71} + t_{72} + t_{73} + t_{74} + t_{75} + t_{76} + t_{77} + t_{78} + t_{79} + t_{80} + t_{81} + t_{82} + t_{83} + t_{84} + t_{85} + t_{86} + t_{87} + t_{88} + t_{89} + t_{90} + t_{91} + t_{92} + t_{93} + t_{94} + t_{95} + t_{96} + t_{97} + t_{98} + t_{99} + t_{100}$

Register Configuration

Program Counter [PC]

The program counter is a 16-bit binary counter that contains the segment offset address of the next instruction which the EXU is to execute.

The PC increments each time the microprogram fetches an instruction from the instruction queue. A new location value is loaded into the PC each time a branch, call, return, or break instruction is executed. At this time, the contents of the PC are the same as the Prefetch Pointer [PPF].

Prefetch Pointer [PPF]

The prefetch pointer [PPF] is a 16-bit binary counter which contains a segment offset which is used to calculate a program memory address that the bus control unit [BCU] uses to prefetch the next word for the instruction queue. The contents of PPF are an offset from the PS [Program Segment] register.

The PPF is incremented each time the BCU prefetches an instruction from the program memory. A new location will be loaded into the PPF whenever a branch, call, return, or break instruction is executed. At this time the contents of the PPF will be the same as those of the PC [Program Counter].

Segment Registers [PS, SS, DS0, and DS1]

The memory addresses accessed by the CXQ70115 are divided into 64K-byte logical segments. The starting (base) address of each segment is specified by a segment register, and the offset from this starting address is specified by the contents of another register or by the effective address.

These are the four types of segment registers used:

Segment Register	Default Offset
PS [Program Segment]	PCP
SS [Stack Segment]	SP, effective address
DS0 [Data Segment 0]	X, effective address
DS1 [Data Segment 1]	Y

General Purpose Registers [AW, BW, CW, and DW]

There are four 16-bit general-purpose registers. Each one can be used as one 16-bit register or as two 8-bit registers by dividing them into their high and low bytes (A-H, AL, BH, BL, CH, CL, DH, DL).

Each register is also used as a default register for processing specific instructions. The default assignments are:

- AW: Word multiplication/division, word I/O, BCD rotation, data conversion, translation
- AL: Byte multiplication/division, byte I/O, BCD rotation, data conversion, translation
- AH: Byte multiplication/division
- BW: Translation
- CW: Loop control branch, repeat prefix
- CL: Shift instructions, rotation instructions, BCD operations
- DL: Word multiplication/division, indirect addressing, I/O

Pointers [SP, BP] and Index Registers [IX, IY]

These registers serve as base pointers or index registers when accessing the memory using based addressing, indexed addressing, or based indexed addressing.

These registers can also be used for data transfer and arithmetic and logical operations in the same manner as the general-purpose registers. They cannot be used as 8-bit registers.

Also, each of these registers serves as a default register for specific operations. The default assignments are:

- SP: Stack operations
- IX: Block transfer (source), BCD string operations
- IY: Block transfer (destination), BCD string operations

Program Status Word (PSW)

The program status word consists of the following six status and four control flags.

Status Flags	Control Flags
• V (Overflow)	• MD (Mode)
• S (Sign)	• DIR (Direction)
• Z (Zero)	• IE (Interrupt Enable)
• AC (Auxiliary Carry)	• BRK (Break)
• P (Parity)	
• CY (Carry)	

When the PSW is pushed on the stack, the word images of the various flags are as shown here.

PSW

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
M	1	1	1	V	D	I	B	S	Z	O	A	O	P	Y	C
D					I	E	R				C				Y
					R		K								

The status flags are set and reset depending upon the result of each type of instruction executed. Instructions are provided to set, reset, and complement the CY flag directly.

Other instructions set and reset the control flags and control the operation of the CPU.

High-Speed Execution of Instructions


This section highlights the major architectural features that enhance the performance of the CXQ7011G.

- Dual data bus in EXU
- Effective Address generator
- 16/32-bit temporary registers/shifters (TA, TB)
- 16-bit loop counter
- PC and PFP

Dual Data Bus Method

To reduce the number of processing steps for instruction execution, the dual data bus method has been adopted for the CXQ7011G (figure 1). The two data buses (the main data bus and the subdata bus) are both 16 bits wide. For add/subtraction and logical and comparison operations, processing time has been speeded up some 30% over single-bus systems.

Fig. 1. Dual Data Bus

**Example**

ADD: AW, BW	$AW \leftarrow AW + BW$
Single Bus	Dual Bus
Step 1: $TA \leftarrow AW$	$TA \leftarrow AW, TB \leftarrow BW$
Step 2: $TB \leftarrow BW$	$AW \leftarrow TA + TB$
Step 3: $AW \leftarrow TA + TB$	

Effective Address Generator

This circuit (Figure 2) performs high-speed processing to calculate effective addresses for accessing memory.

Calculating an effective address by the microprogramming method normally requires 5 to 12 clock cycles. This circuit requires only two clock cycles for addresses to be generated for any addressing mode. Thus, processing is several times faster.

16/32-Bit Temporary Registers/Shifters (TA, TB)


These 16-bit temporary registers/shifters (TA, TB) are provided for multiplication/division and shift/rotate instructions.

These circuits have decreased the execution time of multiplication/division instructions. In fact, these instructions can be executed about four times faster than with the microprogramming method.

TA + TD: 32-bit temporary register/shifter for multiplication and division instructions.

TB: 16-bit temporary register/shifter for shift/rotate instructions.

Fig. 2. Effective Address Generator



Loop Counter (LC)

This counter is used to count the number of loops for a primitive block transfer instruction control set by a repeat prefix instruction and the number of shifts that will be performed for a multiple bit shift/rotate instruction.

The processing performed for a multiple bit rotation of a register is shown below. The average speed is approximately doubled over the microprogram method.

Example

RORC AW, C₀ : C₀ = 5

Microprogram method	LC method
8 + (4 × 5) = 28 clocks	7 + 5 = 12 clocks

Program Counter and Prefetch Pointer (PC and PFP)

The CXQ70118 microprocessor has a program counter (PC), which addresses the program memory location of the instruction to be executed next, and a prefetch pointer (PFP), which addresses the program memory location to be accessed next. Both functions are provided in hardware. A time saving of several clocks is realized for branch, call, return, and break instruction execution, compared with microprocessors that have only one instruction pointer.

Enhanced Instructions

In addition to the 6058/58 instructions, the CXQ70118 has the following enhanced instructions.

Instruction	Function
PUSH imm	Pushes immediate data onto stack
PUSH R	Pushes 8 general registers onto stack
POP imm	Pops immediate data onto stack
POP R	Pops 8 general registers from stack
MUL imm	Executes 16-bit multiply of register or memory contents by immediate data
SHL imm8 SHR imm8 SHRA imm8 ROL imm8 ROR imm8 RCLC imm8 RORC imm8	Shifts/rotates register or memory by immediate value
CHKIND	Checks array index against designated boundaries
IRM	Moves a string from an I/O port to memory
OUTM	Moves a string from memory to an I/O port
PREPARE	Allocates an area for a stack frame and copies previous frame pointers
DISPOSE	Frees the current stack frame on a procedure exit

Enhanced Stack Operation Instructions**PUSH imm/POP imm**

These instructions allow immediate data to be pushed onto or popped from the stack.

PUSH R/POP R

These instructions allow the contents of the eight general registers to be pushed onto or popped from the stack with a single instruction.

Enhanced Multiplication Instructions**MUL reg16, imm16/MUL mem16, imm16**

These instructions allow the contents of a register or memory location to be 16-bit multiplied by immediate data.

Enhanced Shift and Rotate Instructions**SHL reg, imm8/SHR reg, imm8/SHRA reg, imm8**

These instructions allow the contents of a register to be shifted by the number of bits defined by the immediate data.

ROL reg, imm8/ROR reg, imm8/ROLC reg, imm8/RORC reg, imm8

These instructions allow the contents of a register to be rotated by the number of bits defined by the immediate data.

Check Array Boundary Instruction**CHKIND reg16, imm32**

This instruction is used to verify that index values pointing to the elements of an array data structure are within the defined range. The lower limit of the array should be in memory location mem32, the upper limit is mem32 + 2. If the index value in reg16 is not between these limits when CHKIND is executed, a BRK 5 will occur. This causes a jump to the location in interrupt vector 5.

Block I/O Instructions**OUTM DW, src-block/INM dst-block, DW**

These instructions are used to output or input a string to or from memory, when preceded by a repeat prefix.

Stack Frame Instructions**PREPARE imm16, imm8**

This instruction is used to generate the stack frames required by block-structures languages, such as PASCAL and Ada. The stack frame consists of two areas. One area has a pointer that points to another frame which has variables that the current frame can access. The other is a local variable area for the current procedure.

DISPOSE

This instruction releases the last stack frame generated by the PREPARE instruction. It returns the stack and base pointers to the values they had before the PREPARE instruction was used to call a procedure.

Unique Instructions

In addition to the 8086/85 instructions and the enhanced instructions, the CXQ70116 has the following unique instructions.

Instruction	Function
INS	Insert bit field
EXT	Extract bit field
ADD4S	Adds packed decimal strings
SUB4S	Subtracts one packed decimal string from another
CM4S	Compares two packed decimal strings
ROL4	Rotates one BCD digit left through AL lower 4 bits
ROR4	Rotates one BCD digit right through AL lower 4 bits
TEST1	Tests a specified bit and sets/ resets Z flag
NOT1	Inverts a specified bit
CLR1	Clears a specified bit
SET1	Sets a specified bit
RLPC	Repeats next instruction until CY flag is cleared
REPNC	Repeats next instruction until CY flag is set
FPO2	Additional floating point processor call

Variable Length Bit Field Operation Instructions

This category has two instructions: INS (Insert Bit Field) and EXT (Extract Bit Field). These instructions are highly effective for computer graphics and high-level languages. They can, for example, be used for data structures such as packed arrays and record type data used in PASCAL.

INS regB, reg8/INS regB, imm4


This instruction (Figure 5) transfers low bits from the 16-bit AX register (the number of bits is specified by the second operand) to the memory location specified by the segment base (DS register) plus the byte offset (BX register). The starting bit position with a data byte is specified as an offset by the lower 4-bits of the first operand.

After each complete data transfer, the BX register and the register specified by the first operand are automatically updated to point to the next bit field.

Either immediate data or a register may specify the number of bits transferred (second operand). Because the maximum transferable bit length is 16-bits, only the lower 4-bits of the specified register (00H to 0FH) will be valid.

Bit field data may overlap the byte boundary of memory.

Fig. 3. Bit Field Insertion

**EXT regB, regB/EXT regB, imm#**


This instruction (Figure 4) loads in the AW register the bit field data whose bit length is specified by the second operand of the instruction from the memory location that is specified by the DS: segment register (segment base), the IX Index register (byte offset), and the lower 4-bits of the first operand (bit offset).

After the transfer is complete, the IX register and the lower 4-bits of the first operand are automatically updated to point to the next bit field.

Either immediate data or a register may be specified for the second operand. Because the maximum transferable bit length is 16 bits, however, only the lower 4-bits of the specified register (D0 to D3H) will be valid.

Bit field data may overlap the byte boundary of memory.

Fig. 4. Bit Field Extraction



Packed BCD Operation Instructions

The instructions described here process packed BCD data either as strings (ADD4S, SUB4S, CMP4S) or byte-timing operands (ROL4, ROR4). Packed BCD strings may be from 1 to 255 digits in length.

When the number of digits is even, the zero and carry flags will be set according to the result of the operation. When the number of digits is odd, the zero and carry flags may not be set correctly. In this case, $CL = \text{odd}$, the zero flag will not be set unless the upper 4 bits of the highest byte are all zero. The carry flag will not be set unless there is a carry out of the upper 4 bits of the highest byte. When CL is odd, the contents of the upper 4 bits of the highest byte of the result are undefined.

ADD4S

This instruction adds the packed BCD string addressed by the IX index register to the packed BCD string addressed by the Y index register, and stores the result in the string addressed by the Y register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the carry flag (CY) and zero flag (Z).

$$\text{BCD string (Y, CL)} = \text{BCD string (Y, CL)} + \text{BCD string (IX, CL)}$$

SUB4S

This instruction subtracts the packed BCD string addressed by the IX index register from the packed BCD string addressed by the Y index register, and stores the result in the string addressed by the Y register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the carry flag (CY) and zero flag (Z).

$$\text{BCD string (Y, CL)} = \text{BCD string (Y, CL)} - \text{BCD String (IX, CL)}$$

CMP4S


This instruction performs the same operation as SUB4S except that the result is not stored and only carry flag (CY) and zero flag (Z) are affected.

$$\text{BCD string (Y, CL)} - \text{BCD string (IX, CL)}$$

ROL4

This instruction (figure 5) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4 bits of the AL register (AL0) to rotate that data one BCD digit to the left.


Fig. 5. BCD Rotate Left (ROL4)



ROR4

This instruction (figure 6) treats the byte data of the register or memory directly specified by the instruction byte as BCD data and uses the lower 4 bits of the AL register (AL0) to rotate that data one BCD digit to the right.

Fig. 6. BCD Rotate Right (ROR4)



Bit Manipulation Instructions

TEST

This instruction tests a specific bit in a register or memory location. If the bit is 1, the Z flag is reset to 0. If the bit is 0, the Z flag is set to 1.

NOT1

This instruction inverts a specific bit in a register or memory location.

CLR1

This instruction clears a specific bit in a register or memory location.

SET1

This instruction sets a specific bit in a register or memory location.

Repeat Prefix Instructions**RLPC**

This instruction causes the CXQ70116 to repeat the following primitive block transfer instruction until the CY flag becomes cleared or the CW register becomes zero.

REPNC

This instruction causes the CXQ70116 to repeat the following primitive block transfer instruction until the CY flag becomes set or the CW register becomes zero.

Floating Point Instructions**FP02**

This instruction is in addition to the 8088/86 floating point instruction, FP01. These instructions are covered in a later section.

Mode Operation Instructions


The CXQ70116 has two operating modes (Figure 7). One is the native mode which executes 8088/86 enhanced and unique instructions. The other is the 8086 emulation mode in which the instruction set of the 8086 is emulated. A mode flag (MD) is provided to select between these two modes. Native mode is selected when MD is 1 and emulation mode when MD is 0. MD is set and reset directly and indirectly by executing the mode manipulation instructions.

Two instructions are provided to switch operation from the native mode to the emulation mode and back: BKEM (Break for Emulation), and RETEM (Return from Emulation).

Two instructions are used to switch from the emulation mode to the native mode and back: CALN (Call Native Routine), and RETN (Return from Interrupt).

The system will return from the 8086 emulation mode to the native mode when the RESET signal is present, or when an external interrupt (NM or INT) is present.

Fig. 7. Operating Modes



BRKEM imm8

This is the basic instruction used to start the 8080 emulation mode. This instruction operates exactly the same as the BRK instruction, except that BRKEM resets the mode flag (MD) to 0. PSW, PS and PC are saved to the stack. MD is then reset and the interrupt vector specified by the operand imm8 of this command is loaded into PS and PC.

The instruction codes of the interrupt processing routine jumped to are then fetched. Then the CPU executes these codes as 8080 instructions.

In 8080 emulation mode, registers and flags of the 8080 are performed by the following registers and flags of the CXQ70116.

	8080	CXQ70116
Registers:	A	AL
	B	CH
	C	CL
	D	DH
	E	EH
	F	FL
	H	BH
	L	BL
	SP	BP
	PC	PC
Flags:	C	CY
	Z	Z
	S	S
	P	P
	AC	AC

In the native mode, SP is used for the stack pointer. In the 8080 emulation mode this function is performed by BP.

This use of independent stack pointers allows independent stack areas to be secured for each mode and keeps the stack of one of the modes from being destroyed by an erroneous stack operation in the other mode.

The SP, IX, IY and AH registers and the four segment registers (PS, SS, DS, and ES) used in the native mode are not affected by operations in 8080 emulation mode.

In the 8080 emulation mode, the segment register for instructions is determined by the PS register (set automatically by the interrupt vector) and the segment register for data is the DS register (set by the programmer immediately before the 8080 emulation mode is entered).

RETEm [no operand]

When RETEm is executed in 8080 emulation mode (interpreted by the CPU as 8080 instruction), the CPU restores PS, PC, and PSW (as it would when returning from an interrupt processing routine), and returns to the native mode. At the same time, the contents of the mode flag (MD) which was saved to the stack by the BRKEM instruction, is reloaded to MD = 1. The CPU is set to the native mode.

CALLM imm8

This instruction makes it possible to call the native mode subroutines from the 8080 emulation mode. To return from subroutine to the 8080 emulation mode, the RETI instruction is used.

The processing performed when this instruction is executed in the 8080 emulation mode (it is interpreted by the CPU as 8080 instruction), is similar to that performed when a BRK instruction is executed in the

native mode. The **immB** operand specifies an interrupt vector type. The contents of PS, PC, and PSW are pushed on the stack and an MD flag value of 0 is saved. The mode flag is set to 1 and the interrupt vector specified by the operand is loaded into PS and PC.

RETI [no operand]

This is a general-purpose instruction used to return from interrupt routines entered by the BRK instruction or by an external interrupt in the native mode. When this instruction is executed at the end of a subroutine entered by the execution of the CALLN instruction, the operation that restores PS, PC, and PSW is exactly the same as the native mode execution. When PSW is restored, however, the 8080 emulation mode value of the mode flag (MD) is restored, the CPU is set in emulation mode, and all subsequent instructions are interpreted and executed as 8080 instructions.

RETI is also used to return from an interrupt procedure initiated by an NMI or INT interrupt in the emulation mode.

Floating Point Operation Chip Instructions

FPO1 fp-op, immB/FPO2 fp-op, immB

These instructions are used for the external floating point processor. The floating point operation is passed to the floating point processor when the CPU fetches one of these instructions. From this point the CPU performs only the necessary auxiliary processing (effective address calculation, generation of physical addresses, and start-up of the memory read cycle).

The floating point processor always monitors the instructions first ad by the CPU. When it interprets one as an instruction to itself, it performs the appropriate processing. At this time, the floating point processor chip uses either the address alone or both the address and read data of the memory read cycle executed by the CPU. This difference in the data used depends on which of these instructions is executed.

Note: During the memory read cycle initiated by the CPU for FPO1 or FPO2 execution, the CPU does not accept any test data on the data bus from memory. Although the CPU generates the memory address, the data is used by the floating point processor.

Interrupt Operation

The interrupts used in the CX070116 can be divided into two types: interrupts generated by external interrupt requests and interrupts generated by software processing. These are the classifications.

External interrupts

- [a] NMI input (nonmaskable)
- [b] INT input (maskable)

Software processing

As the result of instruction execution

- When a divide error occurs during execution of the DIV or DIVU instruction
- When a memory-boundary-over error is detected by the CHKIND instruction

Conditional break instruction

- When $V = 1$ during execution of the BRKV instruction

Unconditional break instructions

- 1-byte break instruction: BRK3
- 2-byte break instruction: BRK immB

Flag processing

- When stack operations are used to set the BRK flag

8080 Emulation mode instructions

- BRKFM immB
- CALLN immB

Interrupt vectors

Starting addresses for interrupt processing routines are either determined automatically by a single location of the interrupt vector table or selected each time interrupt processing is entered.

The interrupt vector table is shown in figure 8. The table uses 1K bytes of memory addresses (000H to 0FFH) and can store starting address data for a maximum of 256 vectors (4 bytes per vector).

The corresponding interrupt sources for vectors 0 to 5 are predetermined and vectors 6 to 31 are reserved. These vectors consequently cannot be used for general applications.

The BRKEM instruction and CALLN instruction (in the emulation mode) and the INT input are available for general applications for vectors 32 to 255.

A single interrupt vector is made up of 4 bytes (figure 9). The 2 bytes in the low addresses of memory are loaded into PC as the offset, and the high 2 bytes are loaded into PS as the base address. The bytes are combined in reverse order. The lower-order bytes in the vector become the most significant bytes in the PC and PS, and the higher-order bytes become the least significant bytes.

Fig. 8. Interrupt Vector Table

000H	Vector 0	Power Reset	UNUSABLE
004H	Vector 1	Watch Dog	
008H	Vector 2	VR Input	
00CH	Vector 3	BRK instruction	
00EH	Vector 4	BRKEM instruction	
010H	Vector 5	CIRKING instruction	Reserved
014H	Vector 6		
018H	Vector 7		
01CH	Vector 8		General Use
01EH	Vector 9		
020H	Vector 10		
024H	Vector 11		
028H	Vector 12		General Use
02CH	Vector 13		
030H	Vector 14		
034H	Vector 15		
038H	Vector 16		General Use
03CH	Vector 17		
040H	Vector 18		
044H	Vector 19		
048H	Vector 20		General Use
04CH	Vector 21		
050H	Vector 22		
054H	Vector 23		
058H	Vector 24		General Use
05CH	Vector 25		
060H	Vector 26		
064H	Vector 27		
068H	Vector 28		General Use
06CH	Vector 29		
070H	Vector 30		
074H	Vector 31		

Fig. 9. Interrupt Vector 0

Vector 0	
000H	001H
002H	003H

PC ← 000H, 002H
PS ← 001H, 003H

Based on this format, the contents of each vector should be initialized at the beginning of the program. The basic steps to jump to an interrupt processing routine are now shown.

```

( SP - 1, SP - 2 ) ← PSW
( SP - 3, SP - 4 ) ← PS
( SP - 5, SP - 6 ) ← PC
SP ← SP - 6
IE ← 0, BRK ← 0, MD ← 1
PS ← vector high bytes
PC ← vector low bytes

```

Standby Function

The CX070116 has a standby mode to reduce power consumption during program wait states. This mode is set by the HALL instruction in both the native and the emulation mode.

In the standby mode, the internal clock is supplied only to those circuits related to functions required to release this mode and bus hold control functions. As a result, power consumption can be reduced to 1/10 the level of normal operation in either native or emulation mode.

The standby mode is released by inputting a RESET signal or an external interrupt (NMI/INT).

The bus hold function is effective during standby mode. The CPU returns to standby mode when the bus hold request is removed.

During standby mode, all control outputs are disabled and the address/data bus will be either high or low.

Instruction Set

The following table clearly describes the CX070116's instruction set.

- Operation and Operand Types — defines abbreviations used in the Instruction Set table.
- Flag Operations — defines the symbols used to describe flag operations.
- Memory Addressing — shows how mem and mod combinations specify memory addressing modes.
- Selection of 8- and 16-Bit Registers — shows how reg and W select a register when mod = 111.
- Selection of Segment Registers — shows how seg selects a segment register.
- Instruction Set — shows the instruction mnemonics, the effect, their operation codes, the number of bytes in the instruction, the number of clocks required for execution, and the effect on the CX070116 flags.

Operation and Operand Types

Identifier	Description
reg	8- or 16-bit general-purpose register
reg8	8-bit general-purpose register
reg16	16-bit general-purpose register
direct	8- or 16-bit direct memory location
mem8	8- or 16-bit memory location
mem8	8-bit memory location
mem16	16-bit memory location
mem32	32-bit memory location
imm	Constant (0 to FFFFH)
imm16	Constant (0 to FFFFH)
imm8	Constant (0 to FFH)
imm4	Constant (0 to FH)
imm1	Constant (0 to F)
acc	AW or ALU register
seg	Segment register
src-table	Name of 256-byte translation table

Identifier	Description
esp-block	Name of block addressed by the EK register
esp-block	Name of block addressed by the EY register
proc-proc	Procedure within the current program segment
far-proc	Procedure located in another program segment
near-label	Label in the current program segment
short-label	Label between +20 and -27 bytes from the end of instruction
far-label	Label in another program segment
offset16	Word containing the offset of the memory location within the current program segment to which control is to be transferred
offset32	Double word containing the offset and segment base address of the memory location to which control is to be transferred
offset16	16-bit register containing the offset of the memory location within the program segment to which control is to be transferred
prop-value	Number of bytes of the block to be discarded (0 to 64K bytes, usually given addressed)
far-cc	Immediate data to identify the instruction code of the external floating point operation
R	Register set
W	Word/byte field (0 to 1)
reg	Register field (000 to 111)
mem	Memory field (000 to 111)
mod	Mode field (00 to 10)
S-W	When S-W=0, data=16 bits. At all other times, data=8 bits.
X, XXX, YYY, ZZZ	Data to identify the instruction code of the external floating point arithmetic data
AW	Accumulator (16 bits)
AH	Accumulator (high byte)
AL	Accumulator (low byte)
BW	BW register (16 bits)
CW	CW register (16 bits)
CL	CW register (low byte)
DW	DW register (16 bits)
SF	Stack pointer (16 bits)
PC	Program counter (16 bits)
PSW	Program status word (16 bits)
IX	Index register (source) (16 bits)
IY	Index register (destination) (16 bits)

Identifier	Description
PS	Program segment register (16 bits)
SS	Stack segment register (16 bits)
DS	Data segment 0 register (16 bits)
DS1	Data segment 1 register (16 bits)
AC	Accessory carry flag
OV	Overflow flag
P	Parity flag
S	Sign flag
Z	Zero flag
DIR	Direction flag
IE	Interrupt enable flag
V	Overflow flag
BRK	Break flag
VD	Match flag
[...]	Values in parentheses are memory constants
disp	Displacement (8 or 16 bits)
ext-disp8	16-bit subsegment sign-extended byte + 8-bit displacement
temp	Temporary register (8/16/32 bits)
tempc	Temporary carry flag (1 bit)
seg	Immediate segment data (16 bits)
offset	Immediate offset data (16 bits)
	Transfer instruction
+	Addition
-	Subtraction
X	Multiplication
/	Division
%	Modulo
AND	Logical product
OR	Logical sum
XOR	Exclusive logical sum
XXH	Two-digit hexadecimal value
XXXXH	Four-digit hexadecimal value

Flag Operations

Identifier	Description
(blank)	No change
0	Cleared to 0
1	Set to 1
X	Set or cleared according to the result
U	Undefined
R	Value saved earlier is restored

Memory Addressing

instr	00	mod	
		01	10
000	$BW + IX$	$BW + IX + disp8$	$BW + IX + disp16$
001	$BW + IY$	$BW + IY + disp8$	$BW + IY + disp16$
010	$BP + IX$	$BP + IX + disp8$	$BP + IX + disp16$
011	$BP + IY$	$BP + IY + disp8$	$BP + IY + disp16$
100	IX	$IX + disp8$	$IX + disp16$
101	IY	$IY + disp8$	$IY + disp16$
110	Direct address	$BP + disp8$	$BP + disp16$
111	RW	$RW + disp8$	$RW + disp16$

Selection of 8-and 16-Bit Registers (mod 11)

reg	$W=0$	$W=1$
000	AL	AX
001	CL	CX
010	DL	DX
011	BL	BX
100	AH	SP
101	CH	BP
110	DH	IX
111	BH	IY

Selection of Segment Registers

seg	
00	DS
01	ES
10	SS
11	FS

The table on the following pages shows the instruction set.

As "No. of Clocks," for instructions referencing memory operands, the left side of the slash (/) is the number of clocks for byte operands or word operands of an even address, and the right side is for word operands of an odd address. For conditional control transfer instructions, the left side of the slash (/) is the number of clocks if a control transfer takes place. The right side is the number of clocks when no control transfer or branch occurs. Some instructions show a range of clock times, separated by a hyphen. The execution time of these instructions varies from the minimum value to the maximum depending on the operands involved.

Note: Add four clocks to these times for each word transfer made to an odd address.

"No. of Clocks" includes these times:





- Decoding
- Effective address generation
- Operand fetch
- Execution

It assumes that the instruction bytes have been prefetched.

Instruction	Operation	Operation	Operation Code																No. of Cycles	Size of Bytes	Flags					
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0			AC	CF	OF	DF	IF	2
Data Transfer Instructions																										
MOV	reg, reg	reg ← reg	1	0	0	0	1	0	1	W	1	1	reg	reg					2	2						
	mem, reg	mem ← reg	1	0	0	0	1	0	0	W	mem	reg	mem					2/3	2/4							
	reg, mem	reg ← mem	1	0	0	0	1	0	1	W	mem	reg	mem					11/15	2/4							
	mem, mem	mem ← mem	1	1	0	0	0	1	1	W	mem	0	0	0	mem			17/5	2/6							
	reg, imm	reg ← imm	1	0	1	1	W	reg										4	2/3							
	src, dest	When W = 0: AL ← imm When W = 1: AL ← imm + 1; AL ← imm	1	0	1	0	0	0	0	W								10/4	2							
	src, dest, acc	When W = 0: imm ← AL When W = 1: imm ← AL + 1; AL ← imm	1	0	1	0	0	0	1	W								9/15	2							
	seg, reg16	seg ← reg16	seg	00, 000, 001	1	0	0	0	1	1	0	1	0	seg	reg				2	2						
	seg, mem16	seg ← mem16	seg	00, 000, 001	1	0	0	0	1	1	0	0	mem	0	seg	mem			11/15	2/4						
	reg16, seg	reg16 ← seg	reg16	seg	1	0	0	0	1	1	0	0	1	0	seg	reg			2	2						
	mem16, seg	mem16 ← seg	mem16	seg	1	0	0	0	1	1	0	0	mem	0	seg	mem			10/4	2/4						
	32, reg16 mem32	reg16 ← mem32 D30 ← (mem32 + 2)	reg16	mem32	1	1	0	0	0	1	0	1	mem	reg	mem				18/25	2/4						
	32, reg16 mem32	reg16 ← mem32 D5 ← (mem32 + 2)	reg16	mem32	1	1	0	0	0	1	0	0	mem	reg	mem				18/25	2/4						
	32W, 32W	W ← R, 2, 4, 6, 8, P, CV	W	R, 2, 4, 6, 8, P, CV	1	0	0	1	1	1	1								2	1						
	32W, 32H	R, 2, 4, 6, 8, P, CV ← W	R	2, 4, 6, 8, P, CV	1	0	0	1	1	1	0								3	1						
LCE4	reg16, mem16	reg16 ← mem16	reg16	mem16	1	0	0	0	1	1	0	1	mem	reg	mem				4	2/4						
TRANS	no-table	AL ← 32W ← AL	AL	32W ← AL	1	1	0	0	0	1	1								2	1						
32H	reg, reg	reg ← reg	reg	reg	1	0	0	0	0	1	1	W	1	reg	reg				3	2						
	mem, reg or reg, mem	mem ← reg	mem	reg	1	0	0	0	0	1	1	W	mem	reg	mem				10/24	2/4						
	32W, reg16 or reg16, 32W	32W ← reg16	32W	reg16	1	0	0	0	0			reg							2	1						
Repeat Instruction																										
REPC		While CV = 0, the following positive block transfer instruction is executed and CV is decremented (-1). If there is a waiting interrupt, it is processed. When CV = 1, end the loop.	0	1	0	0	1	0	1									2	1							
REPNC		While CV = 0, the following positive block transfer instruction is executed and CV is decremented (-1). If there is a waiting interrupt, it is processed. When CV = 0, exit the loop.	0	1	0	0	1	0	0									2	1							

Mnemonic	Operand	Description	Operation Code														No. of Checks	No. of Bytes	Flags						
			7	6	5	4	3	2	1	0	7	6	5	4	3	2			1	0	AC	CF	Y	P	S
Repeat Prefix (pref)																									
RFP RFPB RFPZ		While $CW \neq 0$, the following primitive block transfer instruction is executed and CW is decremented -1 . If there is a waiting interrupt, it is processed. If the primitive block transfer instruction is CMPEB or CMQW and $Z \neq 0$, exit the loop.	1	1	1	0	0	1											2						
RFPH RFPNZ		While $CW \neq 0$, the following primitive block transfer instruction is executed and CW is decremented -1 . If there is a waiting interrupt, it is processed. If the primitive block transfer instruction is CMPEB or CMQW and $Z = 0$, exit the loop.	1	1	1	0	0	0											2						
Primitive Block Transfer Instructions																									
MOVB	dst-Block, src-Block	When $W = 2$, $DX \leftarrow DX$ $DX \leftarrow 0$, $DX \leftarrow DX + 1$, $Y \leftarrow Y - 1$ $DX \leftarrow 1$, $DX \leftarrow DX + 1$, $Y \leftarrow Y - 1$ When $W = 1$, $DX \leftarrow 1$, $Y \leftarrow DX + 1$, Y $DX \leftarrow 0$, $DX \leftarrow DX - 2$, $Y \leftarrow Y - 2$ $DX \leftarrow 1$, $DX \leftarrow DX - 2$, $Y \leftarrow Y - 2$	1	0	1	0	0	1	0	W									11 - dr	1					
CMPEB	dst-Block, src-Block	When $W = 2$, $DX \leftarrow DX$ $DX \leftarrow 0$, $DX \leftarrow DX + 1$, $Y \leftarrow Y - 1$ $DX \leftarrow 1$, $DX \leftarrow DX + 1$, $Y \leftarrow Y - 1$ When $W = 1$, $DX \leftarrow 1$, $Y \leftarrow DX + 1$, Y $DX \leftarrow 0$, $DX \leftarrow DX - 2$, $Y \leftarrow Y - 2$ $DX \leftarrow 1$, $DX \leftarrow DX - 2$, $Y \leftarrow Y - 2$	1	0	1	0	0	1	1	W									7 - 4dr	1	X	X	X	X	X
CMQW	dst-Block	When $W = 4$, $AL \leftarrow AL$ $AL \leftarrow 0$, $Y \leftarrow Y - 1$, $CIR \leftarrow 1$, $Y \leftarrow Y + 1$ When $W = 1$, $AL \leftarrow Y + 1$, $Y \leftarrow Y$ $AL \leftarrow 0$, $Y \leftarrow Y - 2$, $CIR \leftarrow 1$, $Y \leftarrow Y + 2$	1	0	1	0	1	1	W										7 - 4dr		X	X	X	X	X
LDW	dst-Block	When $W = 0$, $AL \leftarrow AL$ $AL \leftarrow 0$, $Y \leftarrow Y - 1$, $CIR \leftarrow 1$, $Y \leftarrow Y + 1$ When $W = 1$, $AL \leftarrow Y + 1$, $Y \leftarrow Y$ $AL \leftarrow 0$, $Y \leftarrow Y - 2$, $CIR \leftarrow 1$, $Y \leftarrow Y + 2$	1	0	1	0	1	0	W										7 - 4dr						
STW	dst-Block	When $W = 0$, $AL \leftarrow AL$ $AL \leftarrow 0$, $Y \leftarrow Y - 1$, $CIR \leftarrow 1$, $Y \leftarrow Y + 1$ When $W = 1$, $AL \leftarrow Y + 1$, $Y \leftarrow Y$ $AL \leftarrow 0$, $Y \leftarrow Y - 2$, $CIR \leftarrow 1$, $Y \leftarrow Y + 2$	1	0	1	0	1	0	W										7 - 4dr						
n, n, more of transfers																									
BL Field Transfer Instructions																									
lbr	regd rsrc	$BLR \leftarrow 0 \leftarrow AL$	0	0	0	0	1	1	1	0	0	1	1	0	0	0	1	1	31-17	3					
			1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	25-13						
	regd rtrm	$BLR \leftarrow 0 \leftarrow AL$	0	0	0	0	1	1	1	0	0	1	1	0	0	1	1	1	31-17	4					
			1	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	25-13						

Mnemonic	Operands	Operation	Operation Code														No. of Cycles	No. of Bytes	Flags							
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0			NC	VF	IF	DF	Z	
Bit Field Transfer Instructions (bwt)																										
EXI	regR, regS	$R^n \leftarrow 16\text{-bit}(bwt)$	0	0	0	0	1	1	1	0	1	0	0	1	1	0	0	1	28-35	3						
	regB, imm4	$R^n \leftarrow 16\text{-bit}(bwt)$	0	0	0	0	1	1	1	0	1	0	0	1	1	0	0	1	21-44	4						
I/O Instructions																										
IN	acc, imm8	When $R^n = 0$ $AL \leftarrow imm8$ When $R^n = 1$ $AL \leftarrow imm8 \cdot 11, AL \leftarrow imm8$	1	1	1	1	0	1	0	W									8/13	2						
	acc, DW	When $R^n = 0$ $AL \leftarrow (DW)$ When $R^n = 1$ $GH \leftarrow (DW + 1), AL \leftarrow (DW)$	1	1	1	1	1	0	W										8/12	1						
OUT	immB, acc	When $R^n = 0$ $ground \leftarrow AL$ When $R^n = 1$ $immB + 1 \leftarrow AL, ground \leftarrow AL$	1	1	1	1	0	1	W										8/12	2						
	DW, acc	When $R^n = 0$ $(DW) \leftarrow AL$ When $R^n = 1$ $(DW + 1) \leftarrow AL, (DW) \leftarrow AL$	1	1	1	1	1	1	W										10/12	1						
Pipelined I/O Instructions																										
INM	acc-block, DW	When $R^n = 0$ $(W) \leftarrow (DW)$ $CH = 0$ $Y \leftarrow Y + 1, CH = 1$ $Y \leftarrow Y + 1$ When $R^n = 1$ $(W + 1, Y) \leftarrow (DW + 1, DW)$ $CH = 0$ $Y \leftarrow Y + 2, CH = 1$ $Y \leftarrow Y + 2$	0	0	1	1	1	0	W										4-8	1						
OUTM	DW src-block	When $R^n = 0$ $(DW) \leftarrow (W)$ $CH = 0$ $IX \leftarrow IX + 1, CH = 1$ $IX \leftarrow IX + 1$ When $R^n = 1$ $(DW + 1, IX) \leftarrow (W + 1, W)$ $CH = 0$ $IX \leftarrow IX + 2, CH = 1$ $IX \leftarrow IX + 2$	0	0	1	1	1	1	W										4-8	1						
n: number of transfers																										
Arithmetic/Comparison Instructions																										
ADD	reg, reg	$reg \leftarrow reg + reg$	0	0	0	0	0	0	W	1	1	reg	reg						2	2	x	x	x	x	x	
	imm, reg	$imm \leftarrow [imm] + reg$	0	0	0	0	0	0	W	imm	reg	imm							16/24	24	x	x	x	x	x	
	reg, mem	$reg \leftarrow reg + [mem]$	0	0	0	0	0	0	W	mem	reg	mem							11/15	24	x	x	x	x	x	
	reg, imm	$reg \leftarrow reg + imm$	0	0	0	0	0	0	W	1	1	0	0	reg					4	24	x	x	x	x	x	
	mem, imm	$mem \leftarrow [mem] + imm$	0	0	0	0	0	0	W	mem	0	0	0	mem					13/28	36	x	x	x	x	x	
	acc, imm	When $R^n = 0$ $AL \leftarrow AL + imm$ When $R^n = 1$ $CH \leftarrow AL + imm$	0	0	0	0	0	1	0	W									4	20	x	x	x	x	x	
4000	reg, reg	$reg \leftarrow reg + reg + CY$	0	0	0	1	0	0	W	1	1	reg	reg						2	2	x	x	x	x	x	
	mem, reg	$mem \leftarrow [mem] + reg + CY$	0	0	0	1	0	0	W	mem	reg	mem							16/24	24	x	x	x	x	x	
	reg, mem	$reg \leftarrow reg + [mem] + CY$	0	0	0	1	0	0	W	mem	reg	mem							11/15	24	x	x	x	x	x	
	reg, imm	$reg \leftarrow reg + imm + CY$	0	0	0	1	0	0	W	1	1	0	0	reg					4	24	x	x	x	x	x	
	mem, imm	$mem \leftarrow [mem] + imm + CY$	0	0	0	1	0	0	W	mem	0	0	0	mem					15/25	36	x	x	x	x	x	

Mnemonic	Operand	Operation	Operation Code														No. of Cycles	No. of Bytes	Flags						
			7	6	5	4	3	2	1	0	7	6	5	4	3	2			1	0	AC	CY	V	P	B
Addition/Subtraction Instructions (cont)																									
ADD	acc, imm	When W = 0: AL ← AL + imm - CY When W = 1: AW ← AW + imm - CY	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4	20		X	X	X	X
SAL	reg, reg	reg ← reg ← reg	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	2	2		X	X	X	X
	mem, reg	(mem) ← (mem) ← reg	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	1024	24		X	X	X	X
	reg, imm	reg ← reg ← imm	0	0	1	0	1	0	1	0	0	0	0	0	0	0	0	0	1152	24		X	X	X	X
	reg, imm	reg ← reg ← imm	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4	54		X	X	X	X
	mem, imm	(mem) ← (mem) ← imm	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1026	54		X	X	X	X
	acc, imm	When W = 0: AL ← AL + imm When W = 1: AW ← AW + imm	0	0	1	0	1	1	0	0									4	20		X	X	X	X
SARL	reg, reg	reg ← reg ← reg - CY	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	2	2		X	X	X	X
	mem, reg	(mem) ← (mem) ← reg - CY	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	1024	24		X	X	X	X
	reg, imm	reg ← reg ← imm - CY	0	0	0	0	1	0	1	0	0	0	0	0	0	0	0	0	1152	24		X	X	X	X
	reg, imm	reg ← reg ← imm - CY	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	4	54		X	X	X	X
	mem, imm	(mem) ← (mem) ← imm - CY	1	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	1026	54		X	X	X	X
	acc, imm	When W = 0: AL ← AL + imm - CY When W = 1: AW ← AW + imm - CY	0	0	0	0	1	1	0	0									4	20		X	X	X	X
RCD Operator Instructions																									
ARCD		do RCD along 1 set RCD along	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	7	19			X		
SURCD		do RCD along set RCD along	0	0	0	0	1	1	1	1	0	0	1	0	0	0	0	0	7	19			X		
CMRCD		do RCD along do RCD along	0	0	0	0	1	1	1	1	0	0	1	0	0	0	0	0	7	19			X		
number of RCD elements divided by 2																									
FC14	reg		0	0	0	0	1	1	1	1	0	0	1	0	1	0	0	0	24	3					
	memR		0	0	0	0	1	1	1	1	0	0	1	0	1	0	0	0	24	34					
FCRA	reg		0	0	0	0	1	1	1	1	0	0	1	0	1	0	0	0	25	3					
	memR		0	0	0	0	1	1	1	1	0	0	1	0	1	0	0	0	31	34					

Mnemonic	Operand	Operation	Operation Code														No. of Cycles	No. of Bytes	Flags					
			7	6	5	4	3	2	1	0	7	6	5	4	3	2			1	0	AC	CF	V	P
Increment/Decrement Instructions (cont.)																								
INC	regB	regB ← regB + 1	1	1	1	1	1	1	0	1	0	0	0	0	0	0	reg	2	2	x	x	x	x	
	mem	(mem) ← (mem) + 1	1	1	1	1	1	1	0	0	0	0	0	0	0	mem	18/24	2/4	x	x	x	x		
	reg16	reg16 ← reg16 + 1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	reg	2	1	x	x	x	x	
DEC	regB	regB ← regB - 1	1	1	1	1	1	1	0	1	1	1	0	0	0	0	reg	2	2	x	x	x	x	
	mem	(mem) ← (mem) - 1	1	1	1	1	1	1	0	0	0	0	0	0	0	mem	18/24	2/4	x	x	x	x		
	reg16	reg16 ← reg16 - 1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	reg	2	1	x	x	x	x	
Multiplication Instructions																								
MULU	regB	AW ← A × regB AH ← 0; CY ← 0, V ← 0 AH ← 2; CY ← 1, V ← 1	1	1	1	1	0	1	0	1	1	1	0	0	0	0	reg	2/22	2	x	x	x	x	
	memB	AW ← A × memB AH ← 0; CY ← 0, V ← 0 AH ← 2; CY ← 1, V ← 1	1	1	1	1	0	1	0	0	0	0	0	0	0	mem	2/28	2/4	x	x	x	x		
	reg16	2A, AW ← AW × reg16 DW ← 0; CY ← 0, V ← 0 DW ← 2; CY ← 1, V ← 1	1	1	1	1	0	1	1	1	1	1	0	0	0	reg	29/30	2	x	x	x	x		
MULS	mem16	2A, AW ← AW × mem16 DW ← 0; CY ← 0, V ← 0 DW ← 2; CY ← 1, V ← 1	1	1	1	1	0	1	1	1	0	0	0	0	0	mem	35/36 39/40	2/4	x	x	x	x		
	regB	AW ← A × regB AH ← AL sign extension; CY ← 0, V ← 0 AH ← AL sign extension; CY ← 1, V ← 1	1	1	1	1	0	1	1	0	1	1	0	1	0	1	reg	32/38	2	x	x	x	x	
	memB	AW ← A × memB AH ← AL sign extension; CY ← 0, V ← 0 AH ← AL sign extension; CY ← 1, V ← 1	1	1	1	1	0	1	1	0	0	1	0	1	0	1	mem	39/45	2/4	x	x	x	x	
MULH	reg16	DW, AW ← 2A × reg16 DW ← AW sign extension; CY ← 0, V ← 0 DW ← AW sign extension; CY ← 1, V ← 1	1	1	1	1	0	1	1	1	1	1	0	1	1	0	reg	41/47	2	x	x	x	x	
	mem16	DW, AW ← 2A × mem16 DW ← AW sign extension; CY ← 0, V ← 0 DW ← AW sign extension; CY ← 1, V ← 1	1	1	1	1	0	1	1	1	0	1	1	0	1	0	mem	47/52 53/57	2/4	x	x	x	x	
	reg16, reg16, mem16	reg16 ← reg16 × mem16 Product < 16 bits: CY ← 0, V ← 0 Product > 16 bits: CY ← 1, V ← 1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	reg	58/64	3	x	x	x	x	
MULH	reg16, mem16	reg16 ← mem16 × mem16 Product < 16 bits: CY ← 0, V ← 0 Product > 16 bits: CY ← 1, V ← 1	0	1	0	1	0	1	1	0	0	1	1	1	1	1	mem	61/66 68/74	3/5	x	x	x	x	

Mnemonic	Operand	Operation	Operation Code														No. of Cycles	No. of Bytes	Flags					
			7	6	5	4	3	2	1	0	7	6	5	4	3	2			1	0	AC	CF	V	P
Multiplication Instructions (MUL)																								
MUL	reg16; reg16; imm16	reg16 ← reg16 × imm16 Product > 16 bits: CF ← 0, V ← 0 Product > 16 bits: CF ← 1, V ← 1	0	1	1	0	0	0	1	1	1	1	1	1	0	reg	reg	16-20	2	0	0	0	0	0
	reg16; mem8; imm16	reg16 ← imm16 × mem8 Product > 16 bits: CF ← 0, V ← 0 Product > 16 bits: CF ← 1, V ← 1	0	1	1	0	0	0	1	mem	reg	mem	mem	mem	mem	mem	mem	42-46 48-52	2-6	0	0	0	0	0
Unaligned Division Instructions																								
DIV1	reg8	temp ← AW When temp = reg8 > FFH ISP ← 1, SP ← 2; PSW, ISP ← 3, SP ← 4; PS ISP ← 5, SP ← 6; PC, SP ← SP ← 6 IF ← 0, BRK ← 0, PS ← 13, 21, PC ← 11, 01 All other times AH ← temp % reg8, AL ← temp / reg8	1	1	1	0	1	1	0	1	1	1	1	1	0	reg	reg	19	2	0	0	0	0	0
	mem8	temp ← AW When temp = mem8 > FFH ISP ← 1, SP ← 2; PSW, ISP ← 3, SP ← 4; PS ISP ← 5, SP ← 6; PC, SP ← SP ← 6 IF ← 0, BRK ← 0, PS ← 13, 21, PC ← 11, 01 All other times AH ← temp % mem8, AL ← temp / mem8	1	1	1	0	1	1	0	mem	1	1	0	mem	mem	mem	mem	25	2-4	0	0	0	0	0
	reg16	temp ← AW When temp = reg16 > FFH ISP ← 1, SP ← 2; PSW, ISP ← 3, SP ← 4; PS ISP ← 5, SP ← 6; PC, SP ← SP ← 6 IF ← 0, BRK ← 0, PS ← 13, 21, PC ← 11, 01 All other times AH ← temp % reg16, AL ← temp / reg16	1	1	1	0	1	1	1	1	1	1	1	1	0	reg	reg	25	2	0	0	0	0	0
	mem16	temp ← AW When temp = mem16 > FFH ISP ← 1, SP ← 2; PSW, ISP ← 3, SP ← 4; PS ISP ← 5, SP ← 6; PC, SP ← SP ← 6 IF ← 0, BRK ← 0, PS ← 13, 21, PC ← 11, 01 All other times AH ← temp % mem16, AL ← temp / mem16	1	1	1	0	1	1	1	mem	1	1	0	mem	mem	mem	mem	31-35	2-4	0	0	0	0	0
Signed Division Instructions																								
DIV	reg8	temp ← AW When temp = reg8 > 0 and temp = reg8 > FFH or temp = reg8 < 0 and temp = reg8 < 20 - FFH = 1 ISP ← 1, SP ← 2; PSW, ISP ← 3, SP ← 4; PS ISP ← 5, SP ← 6; PC, SP ← SP ← 6 IF ← 0, BRK ← 0, PS ← 13, 21, PC ← 11, 01 All other times AH ← temp % reg8, AL ← temp / reg8	1	1	1	0	1	1	1	1	1	1	1	1	1	reg	reg	25-34	2	0	0	0	0	0

Mnemonic	Operand	Operation	Operation Code	No. of Cycles	No. of Bytes	Flags																	
			7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0			NC	OV	Y	P	S	Z												
Signed Integer Instructions (cont)																							
0%	mem0	temp ← AW When temp - (mem0) > 0 and temp - (mem0) > 7FH or temp - (mem0) < 0 and temp - (mem0) < 5 - 7FH - 1 (SP - 1, SP - 2) ← PSW; (SP - 1, SP - 4) ← PS (SP - 1, SP - 6) ← PC; SP ← SP - 6 PC ← 0, SP ← 0, PS ← 0, 0, PC ← 0, 0 All other times PC ← temp - (mem0), AL ← temp - (mem0)	1 1 1 1 0 1 1 0 0 0 1 1 1 1 mem	35-40	24	u	u	u	u	u	u	u											
	reg16	temp ← AW When temp - reg16 > 0 and temp - reg16 > 7FH or temp - reg16 < 0 and temp - reg16 < 5 - 7FH - 1 (SP - 1, SP - 2) ← PSW; (SP - 1, SP - 4) ← PS (SP - 1, SP - 6) ← PC; SP ← SP - 6 PC ← 0, SP ← 0, PS ← 0, 0, PC ← 0, 0 All other times PC ← temp - reg16, AL ← temp - reg16	1 1 1 1 0 1 1 1 0 0 1 1 1 1 reg	35-43	2	u	u	u	u	u	u	u											
	mem16	temp ← AW When temp - (mem16) > 0 and temp - (mem16) > 7FFFH or temp - (mem16) < 0 and temp - (mem16) < 5 - 7FFFH - 1 (SP - 1, SP - 2) ← PSW; (SP - 1, SP - 4) ← PS (SP - 1, SP - 6) ← PC; SP ← SP - 6 PC ← 0, SP ← 0, PS ← 0, 0, PC ← 0, 0 All other times PC ← temp - (mem16), AL ← temp - (mem16)	1 1 1 1 0 1 1 1 0 0 1 1 1 1 mem	44-49 M8-53	24	u	u	u	u	u	u	u	u										
BCD Conversion Instructions																							
ADJDA		When AL AND DFH > 9 or AC = 1, AL ← AL - 6, AH ← AH + 1, AC ← 1, CY ← AC; AL ← AL AND DFH	0 0 1 1 0 1 1 1	3	1																		
ADDA		When AL AND DFH > 9 or AC = 1, AL ← AL - 6, CY ← CY OR AC; AC ← 1, When AL > 9H, or CY = 1 AL ← AL - 0AH, CY ← 1	0 0 1 0 0 1 1 1	3	1																		
ADDB		When AL AND DFH > 9 or AC = 1, AL ← AL - 6, AH ← AH + 1, AC ← 1, CY ← AC; AL ← AL AND DFH	0 0 1 1 1 1 1 1	7	1																		
ADDS		When AL AND DFH > 9 or AC = 1, AL ← AL - 6, CY ← CY OR AC; AC ← 1, When AL > 9H, or CY = 1 AL ← AL - 0AH, CY ← 1	0 0 1 0 1 1 1 1	7	1																		

Mnemonic	Operands	Operation	Operation Code 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0	No. of Cycles	No. of Bytes	Flags AC OV V P S Z							
Data Conversion Instructions													
CVTDB		$AR \leftarrow AR + 0x4$, $AL \leftarrow AL \& 0x3$	1 0 0 0 1 0 1 0 0 0 0 0 0 1 0 1 0	12	2	u	u	u	u	x	x		
CVTDB		$AR \leftarrow AR$, $AL \leftarrow AL \& 0x4$, $AL \leftarrow AL$	1 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0	7	2	u	u	u	u	x	x		
CVTDB		When $AL < 0x80$, $AL \leftarrow AL$, all other flags $XX = 0xFF$	1 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0	2	1								
CVTDB		When $AL < 0x80$, $AL \leftarrow AL$, all other flags $XX = 0xFF$	1 0 0 0 1 0 1 0 0 0 0 0 0 0 1 0 1 0	4.5	1								
Comparison Instructions													
CMP	reg, reg	$reg - reg$	0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1	2	2	x	x	x	x	x	x		
	mem, reg	$[mem] - reg$	0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1	11/15	2-4	x	x	x	x	x	x		
	reg, mem	$reg - [mem]$	0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1	11/15	2-4	x	x	x	x	x	x		
	reg, mem	$reg - mem$	1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	4	3-4	x	x	x	x	x	x		
	mem, mem	$[mem] - mem$	1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	12/17	3-6	x	x	x	x	x	x		
	reg, mem	When $W = 0$, $AL - mem$ When $W = 1$, $AX - mem$	0 0 1 1 1 1 1 0 0 0 0 0 1 1 1 1	4	2-3	x	x	x	x	x	x		
Complement Instructions													
NOT	reg	$reg \leftarrow \neg reg$	1 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0	2	2								
	mem	$mem \leftarrow \neg mem$	1 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0	16/24	2-4								
NEG	reg	$reg \leftarrow \neg reg + 1$	1 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0	2	2	x	x	x	x	x	x		
	mem	$mem \leftarrow \neg mem + 1$	1 1 1 0 1 1 1 0 0 0 0 0 0 0 0 0	16/24	2-4	x	x	x	x	x	x		
Logical Operation Instructions													
TFS	reg, reg	$reg \text{ AND } reg$	1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1	2	2	u	u	u	u	x	x		
	mem, reg	$mem \text{ AND } reg$	1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1	10/14	2-4	u	u	u	u	x	x		
	reg, mem	$reg \text{ AND } mem$	1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1	4	3-4	u	u	u	u	x	x		
	mem, mem	$mem \text{ AND } mem$	1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1	11/15	2-6	u	u	u	u	x	x		
	reg, mem	When $W = 0$, $AL \text{ AND } mem$ When $W = 1$, $AX \text{ AND } mem$	1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1	4	2-3	u	u	u	u	x	x		
	mem, mem	When $W = 0$, $AL \text{ AND } mem$ When $W = 1$, $AX \text{ AND } mem$	1 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1	4	2-3	u	u	u	u	x	x		
AND	reg, reg	$reg \leftarrow reg \text{ AND } reg$	0 0 1 0 0 0 0 1 0 0 0 0 1 1 1 1	2	2	x	0	0	0	x	x		
	mem, reg	$mem \leftarrow mem \text{ AND } reg$	0 0 1 0 0 0 0 1 0 0 0 0 1 1 1 1	15/24	2-4	x	0	0	0	x	x		
	reg, mem	$reg \leftarrow reg \text{ AND } mem$	0 0 1 0 0 0 0 1 0 0 0 0 1 1 1 1	11/15	2-4	x	0	0	0	x	x		
	reg, mem	$reg \leftarrow reg \text{ AND } mem$	1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	4	3-4	x	0	0	0	x	x		
	mem, mem	$mem \leftarrow mem \text{ AND } mem$	1 0 0 0 0 0 0 0 0 0 0 0 1 1 1 1	18/26	3-6	x	0	0	0	x	x		
	acc, mem	When $W = 0$, $AL \leftarrow AL \text{ AND } mem$ When $W = 1$, $AX \leftarrow AX \text{ AND } mem$	0 0 1 0 0 0 0 1 0 0 0 0 1 1 1 1	4	2-3	x	0	0	0	x	x		

Instruction	operand	operation	Operation Code																No. of cycles	No. of bytes	Flags					
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0			AC	CI	IF	DF	ZF	
Special Operation Instructions (cont.)																										
CP	reg, reg	reg ← reg OR reg	1	0	1	0	1	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0			
	mem, reg	(mem) ← (mem) OR reg	1	0	1	0	1	0	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0			
	reg, mem	reg ← reg OR (mem)	1	0	1	0	1	0	1	0	1	1	1	1	1	1	1	1	0	0	0	0	0			
	reg, imm	reg ← reg OR imm	1	0	1	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0			
	mem, mem	(mem) ← (mem) OR mem	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0			
	acc, mem	When W = 0 AL ← AL OR mem When W = 1 AX ← AX OR mem	1	0	1	0	1	1	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0			
XCH	reg, reg	reg ← reg XOR reg	1	0	1	1	0	0	1	1	1	1	1	1	1	1	1	1	0	0	0	0	0			
	mem, reg	(mem) ← (mem) XOR reg	1	0	1	1	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0			
	reg, mem	reg ← reg XOR (mem)	1	0	1	1	0	0	0	1	1	1	1	1	1	1	1	1	0	0	0	0	0			
	reg, imm	reg ← reg XOR imm	1	0	1	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0			
	mem, mem	(mem) ← (mem) XOR mem	1	0	0	0	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0			
	acc, mem	When W = 0 AL ← AL XOR mem When W = 1 AX ← AX XOR mem	1	0	1	1	0	0	0	0	1	1	1	1	1	1	1	1	0	0	0	0	0			
UK Operation Instructions																										
TEST	reg, CL	reg bit no. CL ← CL ← 1 reg bit no. CL ← CL ← 0	2nd byte								3rd byte								0	0	0	0	0	0	0	0
	mem, CL	(mem) bit no. CL ← CL ← 1 (mem) bit no. CL ← CL ← 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	reg, CL	reg bit no. CL ← CL ← 1 reg bit no. CL ← CL ← 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	mem, CL	(mem) bit no. CL ← CL ← 1 (mem) bit no. CL ← CL ← 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	reg, imm	reg bit no. imm ← 0 7 ← 1 reg bit no. imm ← 1 2 ← 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	mem, imm	(mem) bit no. imm ← 0 7 ← 1 (mem) bit no. imm ← 1 2 ← 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	reg, imm	reg bit no. imm ← 0 7 ← 1 reg bit no. imm ← 1 2 ← 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
	mem, imm	(mem) bit no. imm ← 0 7 ← 1 (mem) bit no. imm ← 1 2 ← 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0			
2nd byte								3rd byte																		
Note: First byte = 2FH																										

Mnemonic	Operands	Operation	Operation Code														No. of Bytes	No. of Bytes	Flags								
			7	6	5	4	3	2	1	0	T	H	S	4	3	2			1	0	AC	OF	IF	DF	IF		
BI Operands (Instruction format)																											
PAUT	reg0, CL	reg0 bit no. CL ← reg0 bit no. CL	2nd byte*								3rd byte*								4	3							
	mem0, CL	mem0 bit no. CL ← mem0 bit no. CL	2nd byte								3rd byte								10	4							
	reg16, CL	reg16 bit no. CL ← reg16 bit no. CL	2nd byte								3rd byte								4	3							
	mem16, CL	mem16 bit no. CL ← mem16 bit no. CL	2nd byte								3rd byte								10/26	4							
	reg0, imm3	reg0 bit no. imm3 ← reg0 bit no. imm3	2nd byte								3rd byte								5	4							
	mem0, imm3	mem0 bit no. imm3 ← mem0 bit no. imm3	2nd byte								3rd byte								10	4							
	reg16, imm4	reg16 bit no. imm4 ← reg16 bit no. imm4	2nd byte								3rd byte								5	4							
	mem16, imm4	mem16 bit no. imm4 ← mem16 bit no. imm4	2nd byte								3rd byte								10/27	4							
CF	CF ← CF		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1				x			
C.HI	reg0, CL	reg0 bit no. CL ← 0	2nd byte*								3rd byte*								5	3							
	mem0, CL	mem0 bit no. CL ← 0	2nd byte								3rd byte								10	3							
	reg16, CL	reg16 bit no. CL ← 0	2nd byte								3rd byte								5	3							
	mem16, CL	mem16 bit no. CL ← 0	2nd byte								3rd byte								10/22	3							
	reg0, imm3	reg0 bit no. imm3 ← 0	2nd byte								3rd byte								6	4							
	mem0, imm3	mem0 bit no. imm3 ← 0	2nd byte								3rd byte								10	4							
	reg16, imm4	reg16 bit no. imm4 ← 0	2nd byte								3rd byte								6	4							
	mem16, imm4	mem16 bit no. imm4 ← 0	2nd byte								3rd byte								10/23	4							
CF	CF ← 0		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1				0			
DF	DF ← 0		1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	2	1							

Mnemonic	Operands	Operation	Operation Code																No. of Cycles	No. of Bytes	Flags						
			7	6	5	4	3	2	1	0	T	U	S	4	3	2	1	0	OV	CF	IF	Z	P	S	2		
8-Bit Operands Instructions (cont)																											
88-1	reg0 CL	reg0 bit no. CL ← 1	2nd byte*								3rd byte*								4	3							
	mem0 CL	(mem0) bit no. CL ← 1	0 1 0 1 0 1 0 1								0 0 0 0 0 0 0 0								15	3.5							
	reg16 CL	reg16 bit no. CL ← 1	0 1 0 1 0 1 0 1								0 0 0 0 0 0 0 0								4	2							
	mem16 CL	(mem16) bit no. CL ← 1	0 1 0 1 0 1 0 1								0 0 0 0 0 0 0 0								16/21	3.5							
	reg8 imm8	reg8 bit no. imm8 ← 1	0 1 0 1 1 1 0 0								0 0 0 0 0 0 0 0								3	4							
	reg0, mem0	(reg0) bit no. imm8 ← 1	0 1 0 1 1 1 0 0								0 0 0 0 0 0 0 0								14	4.6							
	reg16 imm8	reg16 bit no. imm8 ← 1	0 1 0 1 1 1 0 0								0 0 0 0 0 0 0 0								2	4							
	mem16, mem0	(mem16) bit no. imm8 ← 1	0 1 0 1 1 1 0 0								0 0 0 0 0 0 0 0								14/22	4.6							
			2nd byte*								3rd byte*																
			*Note: First byte = 0Fh																								
89	CV	CV ← 1	1 1 1 1 0 0 1																2	1							
8A	DB	DB ← 1	1 1 1 1 0 0 1																2	1							
8-Bit Instructions																											
84	reg, *	CV ← MSB of reg; reg ← reg × 2 When MSB of reg ← CV, V ← 1 When MSB of reg ← CV, V ← 0	0 1 0 0 0 0 0 0								0 0 0 0 0 0 0 0								2		V ← 1 X ← X × 2						
	mem, I	CV ← MSB of (mem); (mem) ← (mem) × 2 When MSB of (mem) ← CV, V ← 1 When MSB of (mem) ← CV, V ← 0	1 1 0 1 0 0 0 0								0 0 0 0 0 0 0 0								16/24	2.4	V ← 1 X ← X × 2						
	reg, CL	imm ← CL, while temp ← 0, repeat this operation: CV ← MSB of reg, reg ← reg × 2; temp ← temp + 1	1 1 0 1 0 0 0 0								0 0 0 0 0 0 0 0								7+n	2	V ← 1 X ← X × 2						
	mem, CL	imm ← CL, while temp ← 0, repeat this operation: CV ← MSB of (mem), (mem) ← (mem) × 2; imm ← imm + 1	1 1 0 1 0 0 0 0								0 0 0 0 0 0 0 0								16/27 1.0	2.4	V ← 1 X ← X × 2						
	reg, imm8	temp ← imm8, while temp ≠ 0, repeat the operation: CV ← MSB of reg, reg ← reg × 2; temp ← temp - 1	1 1 0 1 0 0 0 0								0 0 0 0 0 0 0 0								7+n	3	V ← 1 X ← X × 2						
	mem, imm8	temp ← imm8, while temp ≠ 0, repeat the operation: CV ← MSB of (mem), (mem) ← (mem) × 2; temp ← temp - 1	1 1 0 1 0 0 0 0								0 0 0 0 0 0 0 0								16/27 1.0	3.5	V ← 1 X ← X × 2						
			n: number of shifts																								
88-2	reg, I	CV ← LSB of reg; reg ← reg - 1 When MSB of reg = 0 following MSB of reg: V ← 1 When MSB of reg = 1 following MSB of reg: V ← 0	1 1 0 1 0 0 0 0								0 0 0 0 0 0 0 0								2	2	V ← 1 X ← X - 1						

Mnemonic	Operand	Operation	Operation Code														No. of Cycles	Size of Bytes	Flags							
			7	6	5	4	3	2	1	0	7	6	5	4	3	2			1	0	AC	OV	VF	SF	ZF	
Shift Instructions (cont.)																										
SAR	mem, 1	$RY \leftarrow LSR$ of (mem); (mem) \leftarrow (mem) $\div 2$ When MSB of (mem) \neq 0: follow ng MSB of (mem); V $\leftarrow 1$ When MSB of (mem) = 0: follow ng MSB of (mem); V $\leftarrow 0$	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	reg, CL	temp \leftarrow CL, while temp $\neq 0$, repeat this operation: $CY \leftarrow$ LSB of reg, reg \leftarrow reg $\div 2$; temp \leftarrow temp - 1	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	mem, CL	temp \leftarrow CL, while temp $\neq 0$, repeat this operation: $CY \leftarrow$ LSB of (mem), (mem) \leftarrow (mem) $\div 2$; temp \leftarrow temp - 1	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	reg, imm8	temp \leftarrow imm8, while temp $\neq 0$, repeat this operation: $CY \leftarrow$ LSB of reg, reg \leftarrow reg $\div 2$; temp \leftarrow temp - 1	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
	mem, imm8	temp \leftarrow imm8, while temp $\neq 0$, repeat this operation: $CY \leftarrow$ LSB of (mem), (mem) \leftarrow (mem) $\div 2$; temp \leftarrow temp - 1 n: number of shifts	1	1	0	0	0	0	0	0	0	0	0	1	0	0	0	0	0	0	0	0	0	0	0	0
SHRA	reg, 1	$CY \leftarrow$ LSB of reg; reg \leftarrow reg $\div 2$; V $\leftarrow 0$ MSB of operand does not change	1	1	0	1	0	0	0	0	0	0	1	1	1	1	1	0	0	0	0	0	0	0	0	0
	mem, 1	$CY \leftarrow$ LSB of (mem); (mem) \leftarrow (mem) $\div 2$ V $\leftarrow 0$, MSB of operand does not change	1	1	0	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	reg, CL	temp \leftarrow CL, while temp $\neq 0$, repeat this operation: $CY \leftarrow$ LSB of reg, reg \leftarrow reg $\div 2$; temp \leftarrow temp - 1 MSB of operand does not change	1	1	0	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	mem, CL	temp \leftarrow CL, while temp $\neq 0$, repeat this operation: $CY \leftarrow$ LSB of (mem), (mem) \leftarrow (mem) $\div 2$; temp \leftarrow temp - 1 MSB of operand does not change	1	1	0	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	reg, imm8	temp \leftarrow imm8, while temp $\neq 0$, repeat this operation: $CY \leftarrow$ LSB of reg, reg \leftarrow reg $\div 2$; temp \leftarrow temp - 1 MSB of operand does not change	1	1	0	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0
	mem, imm8	temp \leftarrow imm8, while temp $\neq 0$, repeat this operation: $CY \leftarrow$ LSB of (mem), (mem) \leftarrow (mem) $\div 2$; temp \leftarrow temp - 1 MSB of operand does not change n: number of shifts	1	1	0	1	0	0	0	0	0	0	1	1	1	1	0	0	0	0	0	0	0	0	0	0

Mnemonic	Operands	Operation	Operation Code														No. of Bytes	No. of Bytes	Flags				
			7	6	5	4	3	2	1	0	7	6	5	4	3	2			1	0	AC	OV	IF
Rotate Instructions																							
ROL	reg, 1	CY ← MSB of reg; reg ← reg >> 1 MSB of reg ← CY; V ← 1 MSB of reg ← CY; V ← 0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	reg	2	2		x	x
	mem, 1	CY ← MSB of mem; mem ← (mem) >> 1 MSB of mem ← CY; V ← 1 MSB of mem ← CY; V ← 0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	0	mem	16/24	2-4		x	x
	reg, CL	temp ← CL, while temp > 0, repeat this operation: CY ← MSB of reg; reg ← reg >> 1 temp ← temp - 1	1	1	0	1	0	0	0	1	0	0	0	0	0	0	0	reg	1+n	2		x	u
	mem, CL	temp ← CL, while temp > 0, repeat this operation: CY ← MSB of mem; mem ← (mem) >> 1 temp ← temp - 1	1	1	0	1	0	0	0	1	0	0	0	0	0	0	0	mem	16/27	2-4		x	u
	reg, imm8	temp ← imm8, while temp > 0, repeat this operation: CY ← MSB of reg; reg ← reg >> 1 temp ← temp - 1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	reg	1+n	3		x	u
	mem, imm8	temp ← imm8, while temp > 0, repeat this operation: CY ← MSB of mem; mem ← (mem) >> 1 temp ← temp - 1	1	1	0	0	0	0	0	0	0	0	0	0	0	0	0	mem	16/27 + n	3-6		x	u
																		n: number of shifts					
ROR	reg, 1	CY ← LSB of reg; reg ← reg << 1 MSB of reg ← CY MSB of reg ← bit following MSB of reg; V ← 1 MSB of reg ← bit following MSB of reg; V ← 0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	reg	2	2		x	x
	mem, 1	CY ← LSB of mem; mem ← (mem) << 1 MSB of mem ← CY MSB of mem ← bit following MSB of mem; V ← 1 MSB of mem ← bit following MSB of mem; V ← 0	1	1	0	1	0	0	0	0	0	0	0	0	0	0	1	mem	16/24	2-4		x	x
	reg, CL	temp ← CL, while temp > 0, repeat this operation: CY ← LSB of reg; reg ← reg << 1 temp ← temp - 1	1	1	0	1	0	0	0	1	0	0	0	0	0	0	1	reg	1+n	2		x	u
	mem, CL	temp ← CL, while temp > 0, repeat this operation: CY ← LSB of mem; mem ← (mem) << 1 temp ← temp - 1	1	1	0	1	0	0	0	1	0	0	0	0	0	0	1	mem	16/27 + n	2-4		x	u
																			n: number of shifts				

Instruction	Operands	Operation	Operation Code														No. of Cycles	No. of Bytes	Flags							
			T	B	S	4	3	2	1	0	7	6	5	4	3	2			1	0	NE	OF	VF	DF	IF	CF
Rotate Instructions (ROR)																										
ROR	reg, immB	temp ← immB, while temp ≠ 0, repeat this operation: CY ← LSB of reg; reg ← reg × 2; MSB of reg ← CY; temp ← temp - 1	1	1	0	0	0	0	0	W	1	0	0	1	reg	7-n	3		X							
	mem, immB	temp ← immB, while temp ≠ 0, repeat this operation: CY ← LSB of (mem); (mem) ← (mem) × 2; temp ← temp - 1	1	1	0	0	0	0	0	W	mem	5	0	1	mem	16/27 + n	3-5		X							
n: number of shifts																										
Rotate Instruction																										
RRLC	reg, 1	temp ← CY, CY ← MSB of reg; reg ← reg × 2; temp ← CY; MSB of reg ← CY; temp ← 1	1	1	0	1	0	0	0	W	1	1	0	0	reg	7	2		X							
	mem, 1	temp ← CY, CY ← MSB of (mem); (mem) ← (mem) × 2; temp ← CY; MSB of (mem) ← CY; temp ← 1	1	1	0	1	0	0	0	W	mem	5	0	0	mem	16/24	2-4		X							
	reg, CL	temp ← CL, while temp ≠ 0 repeat this operation: temp ← CY; CY ← MSB of reg; reg ← reg × 2 + temp; temp ← temp - 1	1	1	0	1	0	0	1	W	1	1	0	1	U	reg	7-n	2		X						
	mem, CL	temp ← CL, while temp ≠ 0 repeat this operation: temp ← CY; CY ← MSB of (mem); (mem) ← (mem) × 2 + temp; temp ← temp - 1	1	1	0	1	0	0	1	W	mem	5	0	1	U	mem	16/27 + n	2-4		X						
	reg, immB	temp ← immB, while temp ≠ 0, repeat this operation: temp ← CY; CY ← MSB of reg; reg ← reg × 2 + temp; temp ← temp - 1	1	1	0	0	0	0	0	W	1	1	0	1	U	reg	7-n	3		X						
	mem, immB	temp ← immB, while temp ≠ 0, repeat this operation: temp ← CY; CY ← MSB of (mem); (mem) ← (mem) × 2 + temp; temp ← temp - 1	1	1	0	0	0	0	0	W	mem	5	0	1	U	mem	16/27 + n	3-5		X						
n: number of shifts																										

Mnemonic	Operands	Operation	Operation Code														No. of Cycles	No. of Bytes	Flags							
			7	6	5	4	3	2	1	0	7	6	5	4	3	2			1	0	AC	CY	V	P	S	Z
Binary Instructions (cont)																										
RORC	reg, #	imreg \leftarrow CY, CY \leftarrow LSB of reg reg \leftarrow reg \gg 2, MSB of reg \leftarrow imreg MSB of reg \leftarrow bit following MSB of reg: V \leftarrow 1 MSB of reg \leftarrow bit following MSB of reg: V \leftarrow 0	1	0	0	0	0	0	0	0	1	0	1	1	1	1	1	reg	2	2		x	x			
	mem, #	imreg \leftarrow CY, CY \leftarrow LSB of (mem) (mem) \leftarrow (mem) \gg 2, MSB of (mem) \leftarrow imreg MSB of (mem) \leftarrow bit following MSB of (mem): V \leftarrow 1 MSB of (mem) \leftarrow bit following MSB of (mem): V \leftarrow 0	1	0	0	0	0	0	0	0	mod	0	1	1	1	1	1	mem	16/24	2,4		x	x			
	reg, CL	temp \leftarrow CL, while temp \neq 0, repeat this operation: imreg \leftarrow CL CL \leftarrow LSB of reg, reg \leftarrow reg \gg 1 MSB of reg \leftarrow imreg, temp \leftarrow temp - 1	1	1	0	0	0	0	1	0	1	0	1	1	1	1	1	reg	1+n	2		x	x			
	mem, CL	temp \leftarrow CL, while temp \neq 0, repeat this operation: imreg \leftarrow CL CY \leftarrow LSB of (mem), (mem) \leftarrow (mem) \gg 2 MSB of (mem) \leftarrow imreg, temp \leftarrow temp - 1	1	1	0	0	0	0	1	0	mod	0	1	1	1	1	1	mem	16/24	2,4		x	x			
	reg, imm8	temp \leftarrow imm8, while temp \neq 0, repeat this operation: imreg \leftarrow CY CY \leftarrow LSB of reg, reg \leftarrow reg \gg 2 MSB of reg \leftarrow imreg, temp \leftarrow temp - 1	1	1	0	0	0	0	0	0	1	0	1	1	1	1	1	reg	7+n	3		x	x			
	mem, imm8	temp \leftarrow imm8, while temp \neq 0, repeat this operation: imreg \leftarrow CY CY \leftarrow LSB of (mem), (mem) \leftarrow (mem) \gg 2 MSB of (mem) \leftarrow imreg, temp \leftarrow temp - 1	1	1	0	0	0	0	0	0	mod	0	1	1	1	1	1	mem	10/27	3,5		x	x			
Number of shifts																										
Subroutine Control Instructions																										
CALL	near-pwr	SP \leftarrow SP - 2, PC \leftarrow PC - SP - 2 PC \leftarrow PC - disp	1	1	1	0	1	0	0	0									16/20	3						
	reg, #8	SP \leftarrow SP - 2, PC \leftarrow PC - SP - 2 PC \leftarrow reg#8	1	1	1	1	1	1	1	1	1	0	1	0	0			reg	14/18	3						
	mem, #16	SP \leftarrow SP - 2, PC \leftarrow PC - SP - 2 PC \leftarrow (mem#16)	1	1	1	1	1	1	1	1	mod	0	1	0	0			mem	20/31	2,4						
	far-pwr	SP \leftarrow SP - 2, PS \leftarrow PS - 3, SP - 4 \leftarrow PC SP \leftarrow SP - 4, PS \leftarrow seq, PC \leftarrow offset	1	0	0	1	1	0	1	0									21/29	5						
	mem, #32	SP \leftarrow SP - 2, PS \leftarrow PS - 3, SP - 4 \leftarrow PC SP \leftarrow SP - 4, PS \leftarrow (mem#32 + 2), PC \leftarrow (mem#32)	1	1	1	1	1	1	1	1	mod	0	1	1	1			mem	21/27	2,4						

Mnemonic	Operands	Operation	Operation Code 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0	No. of Cycles	Min. # Bytes	Flags AC OF IF PF SF Z			
3-Byte Control Instructions (cont.)									
RET		$PC \leftarrow (SP - 1)$, $SP \leftarrow SP + 2$	1 1 0 0 0 0 1 1	15/19	1				
	pop+value	$PC \leftarrow (SP - 1)$, $SP \leftarrow SP + 2$, $SP \leftarrow SP + pop+value$	1 1 0 0 0 0 1 0	20/24	2				
		$PC \leftarrow (SP - 1)$, $SP \leftarrow SP$, $PS \leftarrow (SP + 2)$, $SP \leftarrow SP + 2$	1 1 0 0 1 0 1 1	21/29	1				
	pop+value	$PC \leftarrow (SP - 1)$, $PS \leftarrow (SP + 2)$, $SP \leftarrow SP - 2$, $SP \leftarrow SP + 4$, $SP \leftarrow SP + pop+value$	1 1 0 0 1 0 1 0	24/32	2				
Stack Manipulation Instructions									
PUSH	imm16	$(SP - 2) \leftarrow imm16$, $SP \leftarrow SP - 2$	1 1 1 1 1 1 1 1	imm	1 0	mem	8/26	2-4	
	reg16	$(SP - 2) \leftarrow reg16$, $SP \leftarrow SP - 2$	0 1 0 1 0 0 0 0	reg			8/12	1	
	<reg>	$(SP - 2) \leftarrow <reg>$, $SP \leftarrow SP - 2$	0 0 0 0 0 0 1 0	<reg>			8/12	1	
	PSW	$(SP - 2) \leftarrow PSW$, $SP \leftarrow SP - 2$	1 0 0 0 1 0 0 0				8/12	1	
	F	Push registers on the stack	0 1 1 0 0 0 0 0				36/87	1	
	-mm	$(SP - 1)$, $SP \leftarrow (SP - 2)$, $mm \leftarrow SP - 2$. When S = 1, 32-bit extension	0 1 1 0 1 0 0 0				7/11 or 8/12	2-3	
	POP	mem16	$(mem16) \leftarrow (SP - 2)$, $SP \leftarrow SP + 2$	1 0 0 0 1 1 1 1	mem	0 0	mem	16/25	2-4
<reg>E		$reg16 \leftarrow (SP - 1)$, $SP \leftarrow SP - 2$	0 1 0 0 1 0 0 0	<reg>			8/12	1	
<reg>		$<reg> \leftarrow (SP - 1)$, $SP \leftarrow SP - 2$, $<reg> \ll 16$, $<reg> \gg 16$	0 0 0 0 0 0 1 1	<reg>			8/12	1	
PSW		$PSW \leftarrow (SP - 1)$, $SP \leftarrow SP - 2$	1 0 0 1 1 1 0 1				8/12	1	R F F R F R
F		Pop registers from the stack	0 1 1 0 0 0 0 1				48/75	1	
PREPARE	-mm15, mm6	Prepare new stack frame	1 0 0 0 1 0 0 0				16/25 mm15: 0: 127-0 mm16: 1: 22-0, (mm15 = 1): Code Address 15: 12-0, (mm16 = 16): Even Address	2	
DISPOSE		Dispose of stack frame	1 0 0 0 0 0 0 1				8/10	1	
Branch Instructions									
BR	near-label	$PC \leftarrow PC + d_{sp}$	1 1 1 0 0 0 0 1				17	2	
	short-label	$PC \leftarrow PC + <short-label>$	1 1 1 0 0 0 1 1				12	2	
	regp16	$PC \leftarrow regp16$	1 1 1 1 1 1 1 1	reg			11	2	
	memp16	$PC \leftarrow (memp16)$	1 1 1 1 1 1 1 0	mem	1 0	mem	20/24	2-4	
	far-label	$PS \leftarrow reg$, $PC \leftarrow <far-label>$	1 1 1 0 0 0 1 0				15	5	
	memp32	$PS \leftarrow (memp32 - 2)$, $PC \leftarrow (memp32)$	1 1 1 1 1 1 1 0	mem	1 0	mem	27/35	2-4	

Mnemonic	Operands	Description	Operation Code 7 6 5 4 3 2 1 0 7 6 5 4 3 2 1 0	No. of Clocks	No. of Bytes	Flags AC Z S F P S Z
Conditional branch instructions						
BE	short-label	if V = 1, PC ← PC + ext-disp8	0 1 1 1 0 0 0 0	14/4	2	
BNE	short-label	if V = 0, PC ← PC + ext-disp8	0 1 1 1 0 0 0 1	14/4	2	
BC, B	short-label	if CY = 1, PC ← PC + ext-disp8	0 1 1 1 0 0 1 0	14/4	2	
BNC, BNL	short-label	if CY = 0, PC ← PC + ext-disp8	0 1 1 1 0 0 1 1	14/4	2	
BE, BZ	short-label	if Z = 1, PC ← PC + ext-disp8	0 1 1 1 0 1 0 0	14/4	2	
BNE, BAZ	short-label	if Z = 0, PC ← PC + ext-disp8	0 1 1 1 0 1 0 1	14/4	2	
BHP	short-label	if CY OR Z = 1, PC ← PC + ext-disp8	0 1 1 1 0 1 1 0	14/4	2	
BH	short-label	if CY OR Z = 0, PC ← PC + ext-disp8	0 1 1 1 0 1 1 1	14/4	2	
BN	short-label	if S = 1, PC ← PC + ext-disp8	0 1 1 1 1 0 0 0	14/4	2	
BNP	short-label	if S = 0, PC ← PC + ext-disp8	0 1 1 1 1 0 0 1	14/4	2	
BPL	short-label	if P = 1, PC ← PC + ext-disp8	0 1 1 1 1 0 1 0	14/4	2	
BPC	short-label	if P = 0, PC ← PC + ext-disp8	0 1 1 1 1 0 1 1	14/4	2	
BLI	short-label	if S XOR V = 1, PC ← PC + ext-disp8	0 1 1 1 1 1 0 0	14/4	2	
BLB	short-label	if S XOR V = 0, PC ← PC + ext-disp8	0 1 1 1 1 1 0 1	14/4	2	
BLE	short-label	if S XOR V OR Z = 1, PC ← PC + ext-disp8	0 1 1 1 1 1 1 0	14/4	2	
BS	short-label	if S XOR V OR Z = 0, PC ← PC + ext-disp8	0 1 1 1 1 1 1 1	14/4	2	
DBNZ	short-label	CW ← CW if Z = 0 and CW ≠ 0, PC ← PC + ext-disp8	1 1 0 0 0 0 0 0	14/5	2	
DBZE	short-label	CW ← CW if Z = 1 and CW ≠ 0, PC ← PC + ext-disp8	1 1 0 0 0 0 0 1	14/5	2	
BRW	short-label	CW ← CW if RW = 1, PC ← PC + ext-disp8	1 1 0 0 0 0 1 0	13/5	2	
BRWZ	short-label	if CW = 0, PC ← PC + ext-disp8	1 1 0 0 0 0 1 1	13/5	2	
Interrupt instructions						
RAK	5	(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS, (SP - 5, SP - 6) ← PC, SP ← SP - 6 if = 0, RAK ← 0 PS ← (15, 14), PC ← (13, 12)	1 1 0 0 1 1 0 0	38/50	1	
irrn# (= 2)		(SP - 1, SP - 2) ← PSW, (SP - 3, SP - 4) ← PS, (SP - 5, SP - 6) ← PC, SP ← SP - 6 IR ← 0, UNK ← 0 PC ← (7, 4 + 1 × 4) PS ← (7, 4 + 3, 0 × 1 - 2) ← none	1 1 0 0 1 1 0 1	38/50	2	

Mnemonic	Operands	Description	Operation Code																No. of Cycles	No. of Bytes	Flags							
			7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0		AF	CF	VF	PF	SF	ZF			
Interrupt Instructions (cont.)																												
IRET		When V = 1: ISP ← ISP - 2; PSW ← PSW; (SP - 3, SP - 4) ← PS (SP - 1, SP - 0) ← PC; SP ← SP - 5 IF ← 0; SPW ← 0 PS ← (10, 16); PC ← (17, 16)	1	1	0	0	1	1	1	0									40/52	1								
RETI		PC ← (SP + 1, SP + 4); PS ← (SP - 3, SP + 2); PSW ← (SP - 1, SP + 4); SP ← SP - 5	1	1	0	0	1	1	1	1									20/30	1	H	E	P	R	P	H		
CHKIMD	reg16, mem16	When (mem32) > reg16 or (mem32 - 2) > reg16: ISP ← 1; SP ← 2; PSW; ISP ← 3; SP ← 3; IF ← 0; ISP ← 5; SP ← 6; PC ← 0; SP ← SP - 6 IL ← 0; IHS ← 0 PS ← (20, 22); PC ← (21, 20)	0	1	1	0	0	1	1	0	mem	reg	mem	reg	mem				53/55 73/75 15/25	2/4								
CHKEM	imm8	ISP ← 1; SP ← 2; PSW; ISP ← 3; SP ← 4; PC; (SP - 5, SP - 6) ← PC; SP ← SP - 6 MO ← 0; PC ← (imm4 + 1) × 4; PS ← (imm4 - 3) × 4 + 2; n = imm8	0	0	0	0	1	1	1	1	1	1	1	1	1	1	1	1	38/40	3								
CPU Control Instructions																												
HALT		CPU Halt	1	1	1	1	1	0	0										2	1								
SUS_LOCK		Cue Lock Pres.	1	1	1	1	0	0	0										2	1								
FNOP	is-op	No Operation	1	1	0	1	1	1	1	1	Y	Y	Y	Y	Y	Y	Y	Y	2	0								
	is-op, mem	data bus ← (mem8)	1	1	1	1	1	1	1	mod	Y	Y	Y	Y	Y	Y	mem	11/15	0.4									
FPNOP	is-op	No Operation	0	1	1	0	0	1	1	1	Y	Y	Y	Y	Y	Y	Y	Y	2	0								
	is-op, mem	data bus ← (mem8)	0	1	1	0	0	1	1	mod	Y	Y	Y	Y	Y	Y	mem	11/15	2.4									
POLL		Poll and wait	1	0	0	1	1	0	1									2 + 5n	1									
		n = number of times POLL pin is sampled																										
NOP		No Operation	1	0	0	1	0	0	0	0								3	1									
D		D ← 2	1	1	1	1	0	1	0									2	1									
R		R ← 1	1	1	1	1	0	1	1									2	1									
BDD Mode Instructions																												
HLIUM		PC ← (SP + 1, SP); PS ← (SP - 3, SP + 2); PSW ← (SP - 5, SP + 4); SP ← SP - 6	1	1	1	0	1	0	1	1	1	1	1	1	1	1	1	1	27/39	2								
CALLB	imm8	ISP ← 1; SP ← 2; PSW; ISP ← 3; SP ← 4; ← PS; ISP ← 5; SP ← 6; PC ← SP ← SP - 6 MO ← 0; PC ← (imm4 - 1) × 4; PS ← (imm4 + 3) × 4 + 2; n = imm8	1	1	1	0	1	0	1	1	1	0	1	1	0	1	1	0	38/56	5								

Package Outline

Unit: mm

