# 16-Bit Microprocessor


## Description

The LOXOZOT IS is a CMUS 18 bit microprocessor with internal 16-bit architecture and a 16-bit external data sits. The CXOZOTI6 instruction set is a superset of the 8086/8088; nowever, rinermonics and electricin times are different. The CXOZOTI6 additionally has a powerful instruction set including bit processing packed 800 operations, and high-spined multiplicationy division operations. The CXOZOTI6 carrialso emulate the functions of an 9000 and comes with a stancely made that significantly reduces power consumption. It is a software-configuration with the CXOZOTICS microprocessor.

#### Features

- Minimum instruction execution time: 250 (a) (a) 8 MHZ
- Maximum addressable memory: 1. Mbytee
- Abundant premov addressing modes.
- 14 × 16-bit register set
- 101 Instructions
- Instruction set is a superset (4 8086/8084 instruction set
- a Rh. hyre, word, and block operations
- Bit Feld operation instructions
- Packed BCD operation instructions
- Multiplication/vivialization instructions execution times 2.4 μs to -7.1 μs (at 8 MHz)
- · High-speed block transfer instructions:
  - 2. Mbytes/s (ar 8 MHz)
- High-epeed celeptation of effective addresses:
   2 block cycles in any addressing mode
- Meskable (INI) and normaskable [NMI] interval inputs
- IECC-796 bus compatible interlace
- aciaci omulation functions
- CMOS technology
- Low pawer cansumption
- · Standby function
- Single power Aipply.
- 5-MHz or 8-MHz block
- 40-am Plastic/Coramic DIP (800 mil)
- NSC gtP070118 (V30) compatible


## Pin Configuration (Top View)







## Block Diagram



## Pin Identification

No.	Symbol	Direction	Function
1	IL:		Internally connected
2-18	AD14—AD0	In/Oct	Address/data trus
17	Vidi	lo	Neomaskable interrupt coput
18	INT	Įn .	Maskable interrupt input
19	LILK	In	Clock inpur
20	340		Ground
21	RASET	lo	Bekar oput
22	PCACH	In !	Needy input
23	POLI.	lu ,	Po opu:
24	INTAK (QS1)	Out	Interniat activowledge output (queue status vit 1 loutput)
.25	ASTR [DSo)	15.0	Acchiese errobe curput (queue etatus bit U outpur)
26	DUTEN (DSc)	Out	Duffer enable output (bus status bit C butput)
27	BUFR/W (B5.)	5,0	Buffer reject/white compatitions status filt 1 purpury
26	10/M (BS:)	Out	Access is I/O or memory (ocal status bit 2 cultural)
29	WR (BUS. GCK)	() ir	Withe specific disput thus look outsuff
30	FLDAK (RQ/AG)	Sut (3r/Dur)	Hold acknowledge output (bus hold reduce, input/ acknowledge output 1)
3:	нтрал <u>(ВО</u> / <u>АК</u> с)	in ( n/Out	Hold request in act (bus note request inpot/acknowledge autput 0)
32	ñδ	Oct	Read strope output
32	9/ <del>III</del>	n	Small scale/large-scale system input
34	UBE	Oct	Jpper byte enable
35 38	Ars/PSt A 6/PSt	Qi.1	Address alls, high sids or processor status output
28	AD16	h/Out	Address/cata bus, E t 15
_ 40	Vha		Hower supply

Notes: \*\*() should be connected to ground.

Whate pios have different functions in small- and large-scale systems, the large-scale system purewhool and function are in parentheses.

Unused input aims should be tied to ground or Var. to minimize traver dissipation and prevent the flow of patients by neighborhoods.

### Piu Eurotions

Some pins of the CXQ70116 have different functions according to whether the microprocessor is used in a small- or large scale system. Other pins function the same way in either type of system.

### ADis ADa [Address/Data Bus]

For smell- and large-scale average.

ADr.: — ADJ are the time-multiplexed address and data bus. They are active Irigh. This bus contains the dworl! 6 bits of the 20-bit address during T1 of the bus cycle. It is used as a 16-bit data bus during T2, T3, and T4, of the bus eyele.

The eddress/data bus is a three-easte bue and can be high or low (foring standby ninde. The birs will finanto the high impedance during hold and interrupt asknowledge.

#### NMI (Naturaskable Interrupt)

For Affella And language existence

This pin is used to input nonmaskable interrupt requests. VMI cannot be masked by software. This input is positive edge-friggered and con he sensed during any clock cycle. Actual interrupt processing begins, however, after conclusion of the instruction in process.

The contents of interrupt vector 2 determine the statting address for the interrupt-activiting routine. Note that a hold request will be accepted even during NMI addressledge.

This interrupt will cause the CXQ70118 to exit the standay mode.

## INT [Maskable Interrupt]

For small, and large-scare systems.

This profits a lavel-inggered interrupt request that can be meaked by suftwere-

INT is active high and is sensed during the last clock of the instruction. The interrupt will be accepted if the system is in interrupt enable state (if the interrupt enable flag is set). The CPU outputs the INTAX signs: To inform external decises that the interrupt request has been grented.

If NMI and INT interrupts occur at the same time. NMI has higher priority than INT and INT cannot be accepted. A note request will be accepted burning INT bekenwiedge.

This interrupt Canees the CXO70116 to exit the stending mode.

### CLX [Clock]

For small- and large-scale systems.

This girt is used for external clock in out.

## RESET | Repail

For small- and large-scale systems.

This pin is used for the CPU reset signal. It is active high, input of this signal has priority over all other operations. After the reset algoral liquit returns low, the CPU begins execution of the program starting at address FFFOH.

In addition to causing normal CPD start, 4ESET input will cause the EXD/0116 to exit the standby made.

#### READY [Remit]

For small- and large-scale systems.

When the memory or I/O device being envisessed connect complete data read or write within the CPU basic access time, it can generate a CPU wait state (Tw) by setting this signal to inactive (low) and requesting a read/write cycle delay.

If the READY signed is active [high] during either T3 or TW state, the CPU will but generate a walt state.

## POLL (Poll)

For small- and large-wate systems

The CRT checks this input upon execution of the PSEL instruction. If the input Is low, then execution continues. If the input is high, the CPU will check the PDIT input every five clock cycles until the input becomes low again.

The PDIC and READY (unotions are used to senonrollize CPU program execution or in the coeration of executed decrees.)

#### **AD [Read Strobel]**

For ship H and large-scale systems.

he CPU outputs this strains signal during data resultrom an I/O device or memory. The IO/M signal is used to serect between I/O and memory, ND will be high during standby mode, it is these state and fleats to the High impercence curing hold acknowledge.

## S/LG (Small/Large)

For small- and large-scale systems.

This signal determines the operation mode of the CPU. This signal is fixed either high or low. When this signal is high, the CPU will operate in small-scare system mode, and when low, to the large-scale system mode. A small-scale system on that an injustione bus master such as a DMA controller sevice on the bus. A large-scale system can have more than one bus master accessing the bus as well as the CPU.

Pios 24 to 31 flurebon differently depending on the operating mode of the CPU. Separate injuriently (me is adopted for those signals in the two operational modes.)

	ı··· ———						
n:_ u_	Filogion						
Pin No.	S/LG-high	S/LG-low					
24	INTAK	051					
25	ASTB	0.9u					
26	BIJFFN	951					
27	BUTR/W	∃S:					
28	ia/v	R5;					
29	WB.	BUSLOCK					
30	FLD4K	BD/ AK)					
[ aı ]	HLDRQ "	RQ/AK5					

## INTAK [Interrupt Acknowledge]

For anial - scale systems

The CPU generates the INTAK signs low when it accepts an INT signal.

The intercepting decide symmetrizes with this signal and outputs the interrupt vector to the CPU via the data has (ADr + ADc). INTAK will be high during standby mode.

## ASTB [Address Stroke]

For ameli-scale eysterne

The CPU cutouts this strope signal to latch address information at an external larch. ASPB will be low during larently more.

## BUFEN : Buffer Enable

For small-scale systems.

It is used as the autput chanks algorithor an external bidramional buffer. The CPU generates this algorithm gives on the charter of an interrupt vector.

BUFEN will be high during standby mode, it is three state and figets to the high impedance during hold acknowledge.

## BUFR/W [Buffer Read/Write)

For smn: -scale averance

The 0400-10f this signal date mines the direction of data transfer with an external bidfractional highly. A high output causes transmission from the CPH in the external daylog is low signal causes data transfer from the external daylog to the CPU.

BURRYW will be either high on the during standby mode. It is three-state and floate to the high impedance during their backnowledge.

## (6/M [IC/Memory)

For knodil-scale systems.

The CPU generates this signal to specify sither I/O socess or memory access. A low-level output specifies I/O and a high-level specifies memory.

ID/M will be either high or low during standby mode. It is three-state and floats to the high impedance curing hold acknowledge.

## WR [Write Strobe]

For small-scale systems,

The CPU generates this strobe signal during data while to on 1/D device or marriary. Selection of either VO or memory is performed by the  $\overline{\Omega}/M$  signal.

WR will be high during standby mode. It is three-state and floats to the high impedance buring he discknowledge.

#### HLDAK (Hold Acknowledge)

For small-scale systems.

The HTDAK signal is used to indicate that the CPU accepts the hold recess's gnel (HLDRC). When this eight is night the address bus laddress data bus and the sontrol I not become high impedance.

#### HLDRD [Hold Request]

For small-scale systems.

This input signed is taken by extreme: devices to request the CPH mitelesses the addressions, eddress/patabula, and the control line.

### UBE [Upper Byte Enable]

For small- and large-water systems

UBE indicates the use of the upper eight bits (ADrs — ADn) of the address/cats bus during a loss cycle. This signal is active low during 11 for read, write, and interrupt weknowledge cycles when ADrs — ADs are to be pead. Bus eye as in which UBE is setting are shown in the following table.

Type of Bus Operation	UBE	ADe	Number of Bus Cycle
Ward at even address	0	0	1
Were at odd sodress	u	p.0	2
Byte at even address	<u> </u>	0	1
Fyle a celif politage			1

Notes of status cycle Consons augmented

UBE is low one immostly home the map asknow adjoinants. It will be free during standby mode in is three-state and if eats to the night impedance during hold addresseledce.

## Aic/PSt Aic/PSn (Adishees Bits/Proceeeo: Stetus)

For sins - and large-scale systems

Those pins are time-multiplexed to aperate us an address dus and as processor status agonts.

... When used as the vertices bus, theke pine are the high 4 late of the 26-bit mentary sitences. During VO eccess left 4, bits output data O.

he processor class signals are provided for noth marring and I/O ( sq. 25) is always 0 in the native made and 1 in 8060 amiltainn mode. The interrupt goals after [IO] is output on pin PSA, Pine PSI and PSI indicate which memory segment is being accessed.

A10/P5n	A rd PSe	Segment
3	٥	Data segment 1
Э	1	Stack segment
1	C C	Proprem segment
	1	C>te a⊷jimen 0

A 9/FS2 -- Art/PSC will be either high or low during standby mode. They are three-state and float to the high impedance during hold acknowledge.

#### OS: QSo [Queue Status]

For large-seals systems.

The CPU uses these signals to a law external devices, such as the floating-point urithmetic processor of it. to maintain the status of the internal CPU hathgotion queue.

_ ası	<b>QS</b> :	Instruction Quene Status
C C	LI	NUP (qualic does not shange)
٥	'	First byte of instruction
1	П	Hush quale
_ 1		Subsequent bytex of institiction

he instruction qualic status indicated by these signals is the status when the execution unit (EXU) accesses the instruction qualic present flat data cultablifing these pins is therefore we in only for one clock cycle immediately following quage access. These alexis signals are provided so that the floating-point accessor can be an incritor the CPU signals are calculated synthesize its operation with the CPU when could be passed for it by the EPO [Floating Point Operation) materializes.

QSt, QSc will be low during standby mode.

## BS2 — BS0 [Bue Status]

For large-scale eysteins.

The CPU uses these status signals to allow an extensy lots controlled to monitor what the content has coole is.

The external out portuging (legodas these signals and generates the control signals required to perform access of the memory on MO device.

BSz	<b>B</b> S1	₿Sa	Bus Cycle
0	0		Imamiot acknowledge
0	. 0	1 1	(/O read
0	1 1	0	VO write
0	1 1	, , , , , , , , , , , , , , , , , , ,	Ha t
1	rı	0	Program letch
	0	1	Mamory read
1	ļ · · · ·	р .	Memory write
l ı	1	! 1	Passive state

BS: — BS: will be high during standby mode. They are three-erate and float to the high impedance during hold coknowledge.

## BUSLOCK (Bus Lock)

For large-scale systems.

The CPU uses this signs, to secure this bills while executing the instruction immediately following the BUSLOCK prefix instruction. It is a status signal to the other sub-masters to a multiprocessor system ubisiting them from using the system bus during this time.

The output of this signal is three-state and becomes high impedance during hold acknowledge. BUSIDEK to high during algorithy mode except if the HALL instruction has a BUSIDEK profix.

## RD/AK1. RD/AK6 [Hold Request/Acknowledge]

For large-scale systems,

These pine function as bus hold request inputs (HÖ) and as bus hold acknowledge outputs (AK). RO/AK) has a higher priority than HO/AK.

Those plan have three-siete outputs with on-chip pull-up resistors which keep the pin at high level when the cutout is high impedance.

## Voc [Power Supply]

For small- and large-scale systems.

This bin is used for the 1-5V power supply.

## GND [Ground]

For small- and large-scale evaluation.

This plotte used for ground.

## (C (Internally Connected)

This pink is used for tests performed at the factory by SONY. The CXQ70116 is used with this pink is ground patential.

## Absolute Maximum Batings

(Tar-1.25) St.

Parameter	Symbol	Rating Value	Unit
Power supply voitage	Vec	:=0.8 to ±7.0	٧
Imput voltage	Vi	-0 E to Ven +0.8	٧
CLK input ve tage	Vs.	0.5 to Vpp 14.0	
On put witherpe	Ve Ve	-05 to Vec +0.3	Ü.
Power drawing jon	Power	+0.5	W
Operating temperature	Tear	-40 to -85	, C
Storage temperature	Lang	—85 to ÷150°	- L

Comment: Exposing the device to stresses above those distance. Absolute Maximum Hatings could cause permanent carrage. The device is not meant to be operated under conditions putzide the limits described in the operational sections of this specification. Faces neithr should a meximum reling possible to for extended behalfs may effect they be reliability.

## DC Characteristics

CXQ70118-5, Ta= +40°C to ±85°C, Vcc=±5V±10% CXQ7011E-8, T94-=1010 to ±70°C, Vao-+6V±5%

Parameter	Symbol	 Min	Limits Typ.	Мах.	Unit	Test Conditions
Input valtage high	Via	2.2		Voc±0.3	V	
lopur voltaga low	Vτ	0.5		0.8	٧	
CLK sput valtage high	Vari	3.9		Voo±1.0	V	
CLK coput voltaga loss	Va	05		0.6	٧	
Dutput voltage high	Von	0.75 Vuc			V	loe≕=100 μA
Datest voltage rew	Voi			0.4	٧	lor-2.5 mA
Input eakage current high	lu 1			1C	$\mu$ A	V=Λου
luput Hakaya oweent low	li i			טי	βA	V-0V
Subset leakage current high	:4			1C	μΛ	Vott Vec-
Satout leskaga oursett over	li o.			טי	μА	VoOV
		70116-5	30	6C	mA,	Normal operation
Supply emiest	lr r-	5 MHz	ь	10	mΑ	Standby made
		70116-8	46	80	пА	Normal Operation
	l	9 MHz	Ü	12	mΑ	Standby mode

## Capacitance

(Ta-+26°C, Vab-0V)

Symbol	Limits Im. Max.	Unsit	Test Conditions
Cı	15	μF	rc=1 MH₂
E e	15	p⊢	Unmediated pins   returned to OV
	Cı Cı	Symbol	Symbol

## AC Characteristics

CXQ70118-5, Ta—=40°C to ±85°C, Vco—±5∨±10% CXQ70116-8, Ta—=10°C to =70°C, Vcc→15∨=5%


D		CX070	116-8	CX070	 175:8	[ <u>.</u> .	Test
Parameter	Symbol	Min.	Мих,	Min.	Max.	Link	Conditions
Smetl/Lerge Scale							
Clask cycle	16%	500	500	125	500	пз	
Glock pulse wirth high	589	69		. 50	i	na.	V∧⊏3.0V
Clock pulse wieth low	TKKI	90		80		118	Vα∸1.5Y
Clock ose time	58.0		10		8	rs ,	1.5V to 3.0V
Clock fall time	It's		.0		7	LR	3.0V to 1.6V
REACY inscrive setup to CLK 4	tairas	و		8		ря	
NEADY nactive hold after CLK I	THI-RIVE	30		20	L	li H	
READY active setup to CLK 1	Венток	b:кс− 9		вин. В		пя	
READY active hold after CLR 1	CHKRO	30		2C		IIR	
Details at up to Text Details and Text D	tsck	30		20		пя	
Date hold filme after CLK T	IHKI:	10		10		416	
NMI, INT, PCLL setup time to CLK	Bik	30		15		. 98	
RESEL samp time to CLK 1	550ST	30		20		rs	
RESET hole time to CLK 1	birsi	10	i	10		ne	
input rise time texcept CLO	1		20		20	na :	0.8V to 2.2V
Input fall time [except ULC]	πr		12		12	ris	2.2V to 0.8V
Output vise time	ton		20		20	DR	0.8V to 2.2V
Output fall time	106		12	<u> </u>	12	ns	2.2V to 0.8V
Envall Scale				•			
Address delay time from ELK	m.a	10	50	10	60	ns	
Address Pold time from CLK	. brea	10		10		гя	
PS delay time from CLK i	: na	10	90	10	60	rs.	
PS final delay time irom CLK 1	trkir	10	80	10	GD	гs	
Address setup time to ASTB I	15-ST	тккі –60		ikkl-30		1.8	Q=100 pΓ
Address finet (letey lime from CLK I	THRA	tur-	60	ti:KA	60	гs	GE—100 pi
ASTB 1 delay time from CLK .	10.0814		80		50	1:8	
ASTR I deley time from CLK	tokshi		85		55	пя	
ASTB width high	19797	UKKL=20		bart—10		ГБ ,	
Address hold time from AST8 4	: 1974	вкі 10	L	<b>т</b> ккі 113		na T	

···	ļ	CXQ701	16-5	CXQ701	CXQ70116-8		Test
Parameter	Symbol	Min.	Mex	Min.	Max.	Unit	Conditions
Cantrol delay time from CLK	10807	10	110	10	6Б	rs .	
Address Nos. ω Rij -	lar-u	c		c ·		113	
RB I do av time from CLK 1	таки.	10	16::	10	80 <sup></sup>	ns	
RD 1 de sy time from GCK 4	шънн	1C	150	1C	80	III	ĺ
Address dolay time from \$0 (	han x	:. rk 45		:rk 40 .		ns	
RD width low	Інн	2 to 4 = 75		2 tevs=50		119	CI=100 pF
Data autput belay time from CLK .	10KC	10	90	10	80	ns	
Data Blost delay to a from CLK .	(FK)	10	80	10	60	III	
\$13 width low	tions	2 <del>1.</del> ~ - 60		2ttr< 40		ns	
HIDRO setup tone to CLK 1	15404	35		20		na	
ALDAK delay time from CLICT	taxua	'טי	160	10	100	ns	
Large Scele							
Address de sy filme frem CLK	1aka	111	90	10	BO	75	
Address help time from CLK	480	70		∟ە, ∷		Δн	•
PS delay time from CLK :	1akr	. 0	90	.0	90	ns	
PS float delay time from CLK 1	tex-	.0	90		60	118	
Address floor delay time from DLK I	1rks	7464	RG.	1-IKV	80	I ns	
Autoresa delay time from FD ?	:J- 44	tevs=45		turk-40	· ···· ·	LIR.	
ASTS I do sylthe from BS I	tr:n:a		19	'	15	ns	
B5 - celay time from CLK 1	lonac	10 ,	110	10	40	138	
BS T colay time from CLK I	boker	10	130	10	65	ns	C:-100 -6
$\widetilde{\Pi}\widetilde{D}(L)$ be by time from address float	lise	0		i o i		nx	CL-100 pF
HŪ I da ay t το from CLK .	1nknı	10	165	10	90	ns	
RC 1 Jelay time from CLK -	шкен	10	150	10	80	rs	
BB width low	pre	2 to v - 7 S		2mvk 50		ГS	
Data colput delay time from $\operatorname{DLK}$ ,	шко	IC _	90	. 10 _	60	ra	
Data float delay time from CLK .	THE	16	80	10	30	гs	
AK deley time from CLK 4	ILNAN		70		50	r8	
RE setue time to CLK 1	tanak	20 "		10		ns	
$\overline{\mathbb{A}}\overline{\mathfrak{A}}$ noid time after CLK $^{\circ}$	IHEHC	40		3C		II II II	


## Timing Waveforms

## AC Test Input Waveform [Except CLK]

## **AC Output Test Points**




## Wait [Ready] Timing




# **POLL NMI. INT input Timing**

## Clock Timing


## **BUSLOCK Output Timing**




## RESET Timing




## Read Timing [Small Scale]




# Write Timing (Small Scale)




## Read Timing [Large Scale]




## Write Timing [Large Scale]




## Interrupt Acknowledge Timing



## Hold Request/Acknowledge Timing (Small Scale)



## Bus Request/Acknowledge Timing [Large Scale]



## Register Configuration

### Program Counter [PC]

The program sounder is a 16-bit timery encoraction contains the sepment offset address of the next instruction which the EXU is to execute.

The PC in previous and name the microsingram fotches are natruction from the instruction queue. A new location value is loaded into the PC each in ale branch, ball, return, or break instruction is executed. At this time, the contents of the PC are the same as the Prefetch Full-ter (PPP).

## Profetch Pointer [PFP]

The graduating manning HPP, is a 18-bit binary counter which contains a segment offset which is used to calculate a program membry schedules, that the austiconard unit (BCB) uses to profetor the next word for the instruction iguals. The contents of IPPP are an offset from the IPS (Proporti Segment) register.

The PFP is incommented such time the BCU prefetches an instruction from the program mornory. A new location will be leaded into the PFP whenever a branch, or it return, or preak instruction is executed. At the time the contents of the PFP will be the same as those of the PF (Pregram Counter).

## Segment Registers [PS, 35, DSv. and DSr]

The memory addresses accessed by the CXC70118 are divided into 64K-byth logical argments. The starting (base) address of mechanisms as specified by a segment register, and the offset from this electing address is specified by the typ tente of another register on by the effective address.

Inospilare the four types of segment registers used.

Бермелі Ведіхта	Definish Officet
PS (Program Segment)	P-P
SS (Stack Segment)	SP, effective address
OSc (Data Segment 0)	X effective audress
OSI [Detail Segment	IY

## Beneral Purpose Registers (AW, BW, CW, god DW)

There are four 16-bit general-purpose registers. Each one can be used as one 16-bit register or as two 8 oft registers for all two bytes (AH, AL, BH, BH, CH, CL, DH, DL).

Facility ragister is also used as a default register for processing specific instructions. The default assignments are:

AVC: Word multiplication/division, word I/O. HCD to ation, data conversion, translation

Al.: Pyte multiplication/division, pyre I/O, BCD rotation, data conversion, translation.

After Byte multiplication/division

BW: Translation

CW: and countral brench, repeat prefix

CL: Shift instructions, ratation instructions, BCD operations,

500: Word miniplication/division, indirect andressing /D.

#### Polisters [SP, BP] and Index Registers [IX, IY].

These registers some as those pointers or index registers when accessing the memory using based addressing, or paced indexed addressing, or paced indexed addressing.

These registers can also the user, for data transfer and enthmetic and logical operations in the same manner as the persevul-improve registers. They cannot be used as 8-bit togisters.

ARC, Anchod III 4se registere acus es a relead register for apecific operations. The default assignmente are:

SP: Stack operations

IX: Block transfer (source), BCD string operations

Pr. Block (regaler poestination), BCD arting operations

## Program Status Word [PSW]

The propram status word consists of the following six status and four control flexes.

Status Flegs

Control Flags

- V (Dverflow)
- MD (Mode)
- S (Sign)
- DIR (Direction)
- Z (Zero)
- IE (Interrupt Enable)
- AC (Auxiliary Carry)
- BBK (Break)
- P (Parity)
- CY [Corry]

When the PSW is pushed on the etack, the word images of the various flags are as shown here.

## PSYV

г	· ··-	••			·-· ··										
15	14	13	12	91	10	9	8	7	6	5	4	3	2	1	Ф
M	1	1	•	٧	D		B	G	Z	0	Α	0	Р	3	2
D					- 1	E	A				Ċ				Y
					R		ĸ								

The status flags are set and reset depending upon the result of each type of instruction executed, instructions are provided to set reset, and complement the CY fleg directly. Other instructions set and reset the control flags and control the operation of the CPU.

## High-Speed Execution of Instructions

This section highlights the major architectural features that enhance the participance of the CXQ70116.

- Dual data bus in EXM.
- Effective Address denerator
- 18/32-bit temporary registers/shifters [TA, TB]
- 16-bit loop counter
- + PC and PFP

#### **Dual Data Bus Method**

foiradities the number of processing steps for instruction execution, the dual data bus mother has been adopted for the CXQ70116 [figure 1]. The two data buses (the main data bus and the subdete bus| yet| pollule bits wide. For addition/subtraction and logical and comparison operations, processing time has been speeded up some 30% over single-bus systems.

Fig. 1. Ougl Date Buses





Fig. 2. Effective Address Generalor



## Example

```
ADD AVV, BW (AVV -- AVV -- BVV -- BVV
```

#### Effective Address Generator

This circuit (figure 2) performs high-speed processing to calculate effective addresses for secessing memory.

Calculating an effective address by the microprogramming method normally requires 5 to 17 clyck cycles. This circuit recultes only two block cycles for addressed to be generated for any addressing mode. Thus, professing is equent times faster.

#### 16/32-Bit Temporary Registers/Shifters [TA, T8]

These 16-bit temporary registers/shifters (TA, TB) are provided for multiplication/division and shift/rotation instructions.

These circuits have decreased the execution time of multiplication/ordelog instructions can be executed about four times faster than with the microprogramming method.

TA ± TD: 52-bit temporary register/shifer for multiplication and division instructions.

18: 16-bit temporary regime/shifter for shift/reterior increscions.

## Logo Counter (LC)

this counter is used to count the number of large for a primative block francter instruction control or by a repeat prefix instruction and the number of shifts that will be performed for a multiple bit which reserve instruction.

The processing performed for a multiple bit rotation of a register is shown balow. The average speed is approximately coupled over the microprogram method.

#### Exermole

ROBC AW.C. : C: = 5

Microprogram mashed LC n

CC method

8 + (4 × 5) - 28 clocks

7 + 5 - 12 alcoks

#### Program Counter and Prefetch Pointer IPC and PFPI

The CXQ7Q116 interoprocessor has a program sounter (PC), which addresses the program inchious location of the instruction to be executed next, and a prefetch pointer (PCP), which addresses the program memory location to be espassed next. Both functions are provided in hardware. A time saving of several clocks is resided for branch, call, return, and break instruction execution, compared with microprocessors that have only one instruction to other.

### Enhanced Instructions

In addition to the 6988/88 instructions, the CXQZC116 has the following enhanced instructions.

Instruction	Finction
PUSH imm	Pushes immediate data onto stack
PUSH R	Poshas B general registers Onto stack
POP Imm	Pops immediate data crito stack
POP R	Popa B general registera from attack
Md2 icem	Executes 16-bit multiply of register or memory contents by immediate data
SIIL imm8 SHH imm8 SHBA Imm8 ROL imm8 ROK imm8 ROKC imm8 ROKC imm8	Shifts/rotates register or marnory by runnediata same
CHKIND	Cheeks array index against designated boundaries
INM	Moves a string from an I/O port to memory
очтм	Moves a string from memory to an VO port
PREPARE	Allocates an area for a steck frame and copies previous frame policiars
DISPOSE	Frees the current stack frame on a procedure sxit

## Enhanced Stack Operation Instructions

#### PUSH ann/POP iron

These institutions allow immediate data to be justical annual proposal from the stack.

#### PUSH BIPGE B

These institutions allow the contents of the eight gandral registers to be pushed only be popular from the stock with a kinute metatorion.

#### **Enhanced Multiplication Instructions**

#### MUL rea16. Imm18/MUL mem16. imm18

These instructions allow the contents of a register or memory obtation to be 18-bit multiblied by

#### Enhanced Shift and Rotate Justinictions

## SHI reg. immB/SHR reg. Imm8/SHRA reg. imm8

These instructions adow the contents of a register to be shifted by the number of bits defined by the

## ROL 1904, jmm8/ROB req. jmm8/ROLG rog 4mm9/NORC req. imm8

hase instructions allow the contents of a register in the rotated by the number of bits defined by the immediate nata.

### Check Array Boundary Instruction

### CHKIND reg18, mem32

This are justion as used to verify that index values pointing to the elements of an army data structure are within the defined range. The lower thair of the same should be in memory location memory, the appear thair in mam32 = 2. If the index we up in reg18 is not between those limits when CHKIND is executed, 6 RRK 5 will occur. This is used a jump to the location in interrupt vector 5.

#### Block I/D Instructions

## OUTM DW. srp-block/INM det-block, DW

These instructions are used to unique or insult a string to or from memory, when assected by a repeat media.

#### Stack Frame Instructions

#### PREPARE imm16, irro@

This instruction be used to generate the stack frames required by block-structures languages, such as PASCAL and Area. The steck frame consists of two area. One area has a pointer that points to another twinch which has variables that the cumulat harms can access. The other is a forest variable sizes for the cumulat harms are access.

#### DISPOSE

This little instruction in the rest stock frame generated by the FREPARE instruction. It returns the stack and base pointers to the values they had bafare the PREPARE instruction was used to call a procedure.

## Unique Instructione

In addition to the 8086/85 vest-unitoes and the enhanced instructions, the CXQ70116 less the following unique instructions.

Instruction	Function
IN5	insert to field
EXT	Extract bit field
ADD4S	Adde perked declinal strings
SUB4S	Subtroots one pecked eceimal string from another
CM945	Comperes two packed decimal strings
ROL4	Rotates one BCD digit left through AL lower 4 play
HOR4	Butwies one BCD digit right through AL lower 4 bits
TEST1	Tests a specified bit and sets/ neets Z flag
NOTI	Inverta e epecified bit
CLR1	Clears a specified bit
5FT1	5ets a specified bit
REPC	Repeats next instruction until CY flag is cleared
RE PINC:	Repeats next instruction until CY Reg is set
FP02	Additional floating peint processer call

### Verleble Length Bit Field Operation Instructions

This detegrity has two that uproons: INS (insert Bit Field) and EXT (Extreti Bit Field). Thas a that need one are highly effective for computer graphics and high-level languages. They can, for example, be used for data structures each as pecked errays and record type data used in PASCAL.

#### INS reg8, reg8/INS reg8, Imm4

This instruction (figure S) transfers low bits from the 16-bit AW register (the number of bits la specified by the segment pagency) to the memory location specified by the segment base (DS: register) plus the byte offser (IY register). The steering bit position within this byte is specified as an offset by the lower 4-bits of the first operand.


After each complete data transfer, the IV register and the register specified by the first uperand are submoticelly updated to point to the next bit field.

Either immediate data ar a register may specify the number of bits transferred (second operand). Because the maximum transferable bit length is 16-bits, only the lower 4-bits of the specified register (OOH to OFH) will be colid.

Bit field date may overlap the byte boundary of memory.



Fig. 3. Bit Field Insertion



## EXT regit, regit/EXT regit, irraid


This instruction (Figure 4) loads in the AW register the bit field data whose bit length is execution by the securid executed executed executed executed executed the Instruction from the memory location that is specified by the DSc segment register (segment base), the IX Index register (byte offset), and the lower 4-bits of the first operand (ait offset).

After the manator is complete, the IX register end the lawer 4-bits of the first operand are ellipmatically operand to point to the next of field.

Either immediate data or a reglarer may be specified for the second operand. Because the maximum hard-proble bit length is 1.6 bits, however, only the lower 4-bits of the specified register (DH to OPH) will be valid.

Bir field data may averlab the byte Houndary of momany.

Fig. 4. Bit Field Extrection



### Packed BCD Operation Instructions

The Intercutions described here process packed BCD data either as strings (ADD4S, SUB4S, CMP4S) or byte-former operance (ECR4, ROL4), Packed BCD strings may be from 1 to 255 big sits in length.

When the number of digits is even, the zoro and carry flags will be self-according to the respir of the operation. When the number of digits is odd, the zero and carry flags may not be set correctly in this case, ICL = odds the zero flag will not be set unless the upper 4 bits of the highest byte and attract. The carry flag will not be set unless there is a carry our of the upper 4 bits of the highest byte. When CL is odd, the coments of the troops 4 bits of the highest byte.

#### ADD46

This instruction edits the pecked BCD string addressed by the IX ordex register to the perked BCD string eddressed by the IY index register, and stores the result in the string addressed by the IY register. The length of the string (number of BCD digits) is specified by the CL register, and the result of the operation will affect the delay flag (CY) and region flag (ZY).

BCD string (IY, CL) = BCD string (IY, CL) + BCD string (IX, CL)

#### RUBAR

This instruction syntactis the packed BCD string addressed by the IX index register from the packed BCD string addresses by the IY index register, and stores the result in the string addresses by the IY register. The length of the string [number of BCD dig ts] is a solutled by the CL register, and the result of the operation will affect the carry flag (CY) and zero flag (Z).

BCD string (IY, CL) = BCD string (IY, CL) -- BCO String (IX, CL)

#### CMP46


This instruction performs the same patration as SUB4S except that the result is not stored and only carry flags (CV) and zero flag (Z) and affected.

BCD string (IY, CL) — BCD string (IX, CL)

### ROLA

This instruction (figure 5) treats the cayte data of the register or memory directly specified by the instruction byte as BCO data and uses the lower 4 bits of the All register (ALI) to rotate that data one BCO digit to the late.

Fig. 5 BCD Rotate Left (ROL4)



## **ROR4**

This instruction (rights 6) treats the byte (Liss of the register or memory directly specified by the Instruction myto as BCD data and uses the lower 4 bits of the Al, register [Al till to make the read one BCD digit to the right.

Fig. 6. BCD Rotate Bight (ROR4)



### Bit Manipulation Instructions

#### TEST1

This instruction tests a specific sit on a register or memory location. If the bit is 1, the Z flag is reset to 0 if the bit is 0, the Z flag is early 1.

#### KOT1

This instruction, inverse a appearing bit in a register or memory location.

#### CLE

This instruction clears a specific oit in a register or memory destion.

#### SETI

This instruction sers a specific bit in a register or memory location.

## Repeat Prefix Instructions

#### HEPE

This instruction causes the CXX70118 to repeat the following primitive black transfer instruction until the CY flag becomes alcohol or the CW register becames zon.

#### REPNO

this instruction couses the UKC/0116 to repeat the to lowing primitive block transfer instruction until the CY flag becomes set or the CW register becomes zero.

## Floating Point Instruction

#### FP02

This instruction is in orderion to the 9088/86 Loading point instruction, FPO1. These instructions are covered in a later section.

## Mode Operation Instructions


The CXQ70116 has two operating modes (Figure 7). One is the native mode which executes 8089/96, enhanced and struction astructions. The either is the 8060 challation mode in which the instruction set of the 8090 is employed. A mode flag (VRI) is provided to select between these two modes. Native mode is selected when VB is 1 and emulation mode when VB is 0. MB is set and reset directly and indirectly, by execution the mode mode at on instructions.

Two instructions are provided to switch operation from the native mode to the equivation mode and back 29KEM (Break for Emplation), and REFEM (Berne from Emplation).

Two instructions are used to switch from the emulation mode to the native mode and back CAL NICE-I Netive Formoria, and REII (Return from Interrupt).

The system will return from the 8060 emulation mode to the net we mode when the RESET signal is present, or when an external interrupt (NM) an INT) is present.

Fig. 7. Operating Modes



#### ARKEM inner

This is the basic instruction used to specifie BUBO circulation mode. This instruction contates exactly the same as the RRK instruction, except that BRKEM research the mode flag IMD) to C. PSW, PS and PC are several to the stack MO is then reset and the interrupt wearor specified by the operand imm8 of this company to leaded into PS and PC.

The instruction codes of the interrupt processing routine jumped to are then fetched. Then the CPU executes these codes as 8080 instructions.

In 6080 emicration mode, registers and flags of the 8080 are performed by the following registers and flags of the CXO70116.

	8080	CXQ70118
Reglerates	A	AI.
<u>i                                      </u>	<u> </u>	· CH
	C	CI
	D	DNI
	F	DI
	-1	타
_	_ !	BL
	SP.	⇒P
	20	PÇ
Flags:	C	CY
i	7	7
	s	S
	Р	Р
	A.C	AC

in the native mode, SP is used for the stack pointer, in the 6080 empletion mode this function is performed by BP.

This use of independent stack pointers allows independent stack areas to he secured for each mode and keeps the stack of one of the modes from being destroyed by an empleous stack operation in the other

The SP. IX. IY and AH registers and the four regiment registers (PS. SS. OSc. and OSt) deed to the native mode are not affected by operations in BO90 emulation mode.

in the 9080 amiliar on mode, the segment register for instructions is determined by the PS register [set automatically by the interrupt vector) and the engineer register for data is the USo register [set by the programmer immediately pefore the 8080 emulation mode is entered).

#### RETEM [no operand]

When RETEM is executed in 8080 employion mode (Interpreted by the CPU as 8080 instruction), the CPU restores PS, PC, and PSW (as it would when returning from en interrupt processing matine), and returns to the native mode. At the same time, the someths of the mode flag (MD) which was seved to the stack by the BRKEM instruction, is realized in MD = 1. The CPU is set to the native mode.

#### CALLN inun8

This instruction makes it possible to call the native mode subroutines from the 8080 enrulation mode. To return from subroutine to the 8080 enrulation mode, the AET! instruction is used.

The proceeding performed when this instruction is executed in the 8080 amplet on mode (it is interpreted by the CPU as 8080 instruction), is similar to that performed when a BRK instruction is executed in the



norted mode. The ImmB consisted specifies an interrupt vector type. The scatterits of PS, PC and PSW are pushed on the stack and an MD flag space of 0 is sever. The mode flag is soft to 1 and the interrupt vector specified by the operand is leaded into PS and PC.

#### RETI [no operand]

This is a general-purpose instruction used to return from interrupt routines entered by the RRK metallocal or by an external Infection in the narral mode. When this instruction is executed at the end of a subroutine entered by the execution of the CACLN instruction. The operation for restures PS, PC, and PSW is exactly the same as the native mode execution. When PSW is restored, however, the 6060 emulation mode value of the mode rieg (MD) is restored, the CPU is set in emulation mode, and a lisubsequent instructions are interpreted and executed as 8080 instructions.

AETI is also used to return from an interrupt procedure initiated by an NMI on NT interrupt in the equilation mode.

## Floating Point Operation Chip Instructions

#### FPO1 force, main/FPO2 10-ep, mem-

These instructions are used for the external floating coint processor. The floating point operation is passed to the floating point processor when the CPU fetches one of these instructions. From this point the CPU acidoms only the necessary aux liary processing (effective address calculation, generation of physical addresses, one start up of the memory road cycle).

The floeting point processly always monitors the instructions (and ad by the CSU. When it interprets one as an instruction to itself, it performs the appropriate processing. At this time, the floating on it processor only uses either the address alone or both the address and read dots of the memory read cycle executed by the CPU. This difference in the data used depends on which of these instructions is executed.

Note: Buring the memory read cycle instated by the CPU for FPO1 or FPO2 execution, the CPU does not wodept why read data on the data bus from memory. Although the CPU generates the memory address, the data is used by the floating point processor.

## Interrupt Operation

The interrupts used in the CXC70° 6 can be discounted into two types interrupts garnerated by external interrupts requests and interrupts generated by software processing. These are the classifications.

#### External interrupts

(a) NMI input (honmaskable)

[b] IN Linguis (meakeble)

### Software processing

As the result of instruction execution

- When a divide aims occurs during execution of the DIV or DIVE instruction
- When a memory-boundary-over error is detected by the CHKIND justruction

Conditional break instruction

When V — 1 during execution of the BRKV instruction

Uncomficional breek -natioctions

- 1-byte preak instruction/ BRK3
  - 2) byte break instruction: BHK imm8
- ⊏ не роживайор
- When stack operations are used to set the BRK flag

8090 Emiliation mode instructions

- BBCEM incos
- CALLN +mmB

### Interrupt vectors

Starting addresses for interrupt processing routines are either determined automatically by a single location of the interrupt vector rabin or selected nach time interrupt processing is an eyed.

The Interrupt yearing table to Japan in figure 8. The table uses 1K bytes of memory addresses (XICH to 3FFI), and can store stating address data for a maximum of 256 yearans if living per vector.

The corresponding interrupt sources for victors 0 to 5 are predefend and vectors 6 to 31 are reserved. These vacious consequently desired by used for parently applications.

The BRKEM instruction and CALLN instruction (in the omulation mode) and the INT input are available for general applications for vectors 32 to 255.

A single interrupt vector is made up of 4 bytes [figure 9]. The 2 bytes in the low addresses of marriory are daded into PC as the offset, and the high 2 bytes are loaded into PC as the base address. The bytes are combined in reverse order. The lower-order bytes in the vector become the most significant bytes in the PC and PS, and the higher-order bytes become the least significant bytes.

Fig. B. Interrupt Vector Table




Fig. 9. Interrupt Vector 0

_	Wester 0				
_	3094	1014			
_		0004			

PO - DOMESTICA

Based on this format, the contents of each vector should be initialized at the beginning of the program.

The basic steps to jump to an internal processing routine are now shown.



## Standby Function

The CXQ7C1 6 has a standby mode to reduce notice consumption during program wait states. This mode is set by the HALI institution in both the native and the emulation mode.

In the standby mode, the internal clock is supplied only to those discuits related to londitions required to release this mode and bus hold control functions. As a result, power consumption can be reduced to 1/10 the level of money operation in Alther native or emplation mode.

The standby mode is released by inputting a RESET signal or an external interrupt INMLINTI.

The aus hold function is effective during standby made. The GPU returns to standby mode when the bus hold request is removed

Burjey stead to mode, all control curputs are clashed and the address/sata bus will be either high or low.

### Instruction Set

The following rapies oriety describe the CXO/O116's Inerticion set.

- Discretion and Operand Types diffees abpreviations used in the Instruction Set table.
- $\star$  Fled  $O_{k}$ -parama differs the symbole used to describe flag operations.
- Memory Addressing shows now mean and combinations specify memory addressing modes.
- Splicition of 6- and 16-Bit Tegristors shows how reg and W select a register when mod = 111.
- + Selection of Segment Registers I shows how areg selects a segment register.
- Instruction Set shows the instruction internotios, the neffect their operation codes the number of bytes in the instruction, the number of clocks required for execution, and the effect on the CXCL/D116 flags.

## Operation and Operand Types

Identifier	Description
. 40	9- гл 16-гі: днона-ріпрове (egleter
reg2	8-bit general-purpose register
reg15	16-bit garasakturonee regieter
dmem	8- sr 16-bit direct memory ocation
1-16	8- pr 36-bit memory location
ലംവർ	8-crt memory location
mam16i	Hi-art memory location
mem32	32-pit memory location
line	Constant (O re EFFFH)
imm18	Constant (O to FFFFI)
lme8	Constant (O to EFF)
imm:	Constant (O to FH)
liment	Constant (O to 7)
acc	AW/ or Au register
ai-ag	Sagment register
src-table	Name of 256-byte translation table

Identifier	Description
er-hlock	Name of block addressed by the .X register
ese-black	Name of black addressed by the IV register
г өст-рион	Properties within the content program segment
far-cro:	Procedure located in another program angment
near-lane	tab∋t in the corrent program sagment
ledal-crons	Label between 128 and 127 bytes from the end of instruction
tor abol	Tabel in sonities program segment
rempt16	Ward containing the offset of the memory location within the current program adamsor, to which detected is no be transferred.
mempt-32	Double word containing the offset and segment base address of the mamory location to which control is to be transferred
mgptr1B	16-bit register containing the offset of the memory isoseton within the program segment to which central is to be transferred
prop-value	Number of hytes of the algobito be discarded (0 to 64K Lytes, parally even addresses)
fa-ea	mmediate date to identify the main action code of the external ficating point operation.
n	degister set
w	Word/byte field (0 to 1)
129	. Hegister held (000 to 11%)
Paga	Memory field (000 to 111)
mod	More tiele (CO to TU)
S:W	When 5-WTO1 or 11, date=18 bits. At all other times, data—8 bits.
W. XXX. YYY ZZZ	Data to identify the instruction code of the external floating point editable to onto
AW	Appenic fator (1.6 bits)
AH	Accumulator (high hyte)
AL	Assumulator (law byte)
BW	BW ingister (TE lb.ts)
CW.	CW register (18 bits)
CL	COV register (logo byte)
DW	DW register (16 aits)
SF	Stack polister (18 bits)
PC	Program sounter (18 bits)
PSVe	Program status word (16 bite)
IX	Index register (source) (16 orts)
IY	Index register (des instrum [16 bits]

Inentifier	Description
25	Program segment register (16 picet
gg	Stock segment register (16 ans)
D5o	Data segment O register (15 pils)
DSt	Uata segment 1 register (16 arts)
AC	Austriany came ilag
CX	Chery flag
ľ	Parity Hay
8	Sign flag
Z	Zero flag
UR	Direction trag
IE	nterrupt enable flag
9	Overtion: Ting
BRK	Oreak flag
Vπ	Mode flag
11	Values in garentheses are memory contents
disp	Displacement (8 or 16 dos)
ext-disp8	18-bit displacement reign-extension byte ±6-bit displacement in
temp	Lamporary register (8/18/32 lbds)
лерсу	Turquamy sarry Dag (1 bit)
seg	Immediate segment data (16 bits)
olfset	Immediate offsot data (16 bits)
	Transfer a rection
<u>'                                    </u>	Acdition
<u></u>	Subtrue from
<u>×</u> .	Multiplication
	Nizisin
<u>%</u>	Vadulo
AND	ingical product
05	Logical soni
XI:P	Explicacy legical som
Sour	Two-digit hexadecimal walue
XXXXH	Four digit individual value

## Flag Operations

Identifier	Description		
blenkj	No change		
0	Cleared to 0		
1	Sof ro 1		
X	Set or pleared according to the result		
П	Undoffrae'		
R	: Value sevad earlier is rastured		

## Memory Addressing

ILMAILU	· — · · — · · — · · — ·	mad	
11.00	00	01	10
0000	BW T IX	BW 1 IX ··· disp8	BW + IX + disp18
201	BW + IY	BW + IY + dispB	· 8W + 1Y + 4lap16
D10	BP I IX	BP I IX I disp8	BP   IX 1 disp18
011	BP + IY	BP + IY + diap8	· BP + IV + dlep*6
100	i 1X	IX I dispa	IX I disp: 6
101	IY.	IY + diap8	IY + diep16
110	D-root inddress	BP I: dispB	BP I cisp18
111	RW	; BW ± (lisp8	AW   diep16

# Selection of 3-and 16-Bit Registers (mod 11)

reg	רי פ—עי	- W−1
000	AL	λW
au:	CL	DW
0.0	DL	DW
Ğ11	BL	BW
100	ÄH	SP
101	СH	BP
110	DH	- IX
11-	ВН	IY

## Selection of Segment Registers

grang	
00	DS:
. 01	P5
10	SG
11	П50



The table on the following pages shows the instruction set.

At "No, of Clocks," for Instructions retorenoing memory operands, the left side of the sissh(/) is the number of clocks for byte operands or wood operands of encience and the eight side. After word common of an odd address. For conditional control transfer instructions, the left wide of the siash (/) is the number of clocks if a control transfer takes place. The right side is the number of clocks when no control transfer or branch occurs. Some instructions show a range of clock times, separated by a hypher. The execution time of those instructions varies from the minimum value to the maximum depending on the operands involved.

Note: Add four clocks to these gimes for early word panels; made to an odd anthess

"No. of Clocks", ocludes these times:

- Decading
- Effective address concration:
- Observed feech
- Execution

It assumes that the instruction bytes have been prefetched.

9	
ŏ	
Ž	
R	

	#####	úgeranies	Operation 7 6 5	a Code	2 1	,	76	3 4 3	210	. No. of Chosks	Man of Syles /	ve cr^	igi Y P	B 2
		Idia Tea	ista: hatras	MIR		_								
HOY	neg, /ep	[64] — [64]	1 0 9	V 1 :	: 1	7	٠,	192	.FA	2	2			
	tierr, reg	liceni — reg	103	ij Ţ (	0	·#	nad	100	11917	8773	2:4			
	'ey, mari	reg — Irrenii	1 0 F	0 1 7	1	Ä	lua)	195	11191-	11415	≟-4			
	Atir. Inir	. [[[#]] — ar]	110	0 0	: 1	w	1164	0 6 0	11917	1:75	3-6			
	reg, insu	neg r itm:	1 0 1	· w	190					4	2/3 ;			
	acc il ham	Wash W = 0 AL ≠ idment When W = 1 Alt ← idmen = 1], AL ← idmen )	1 11 1	4 D (	C D	'n				10714	3 !			
	атеп, аст	When W = 0 I (dinem) ← A _ When W = (dinem) ← AH (dinem) → AL	100	a D 3	: <u> </u>	*				. 9/13				
	aregurepi6	sreg ++ reg 16 91-69, 080, 080, 081	100	0 1	: 1	g.	: 1	U sra	i (sp	12	ž			
	sreg, mem lü	srag — Injen15:     xrej   \$5,000 001	106	0 1	1 ;	¢	MOJ	ù as	ראוו ז	j*1615	. 57			
	repte, sieg	гед16 <del>—</del> ы эр	105	0 1	: 0	2	. 1	ù sa	c .sh	2	2			
	mein lib step	Internaci +- stell	105	0 1	0	g.	qud	0 ыз	1169	10714	2-4			
	350 reg16 สยา32	reg16 ← (mem??) 030 ← (mem32 + 2)	1 : 0	0 0	1 0	1	-rod	ra;	11517	18/25	2-2			
	351, reg16 πει/32	ng 16 — (men 32) 051 — (mar 32 + 2)	1 1 5	0 0	. 0	e T	1114	195	7817	18/25	2-4			
	лн. 18W	AH • 8,7, s, AG > P > CY	1 0 P	1 1	1 ;	1				',	" <b>;</b> 🕇			× •
	75W AH	3,7,x, <b>A</b> 0 > P = 6Y = 1A4	1 N D		1	Ğ.				9	. 1			, .
LCE4	regity mrm/s	regili memili	iuυ	a 1	1 4	ī	пиd	L3E	пгп	4	, 24 '			
TIANS	410-12hib	AL (SW - AL)	1 ' 5	. D	<u> </u>	1				a	1			
λ(H	eg, ras	tod td	1 11 15	d b	1 1	'n	. 1	re;	reg	а	2			
	mem, req se replimem	inemi tat	146	4 U	1 1	٨	nud	Lab	π±π	19,674	24			
	AW. reg (6 or rep (6, AW)	64/ re; 16	1 0 6	. n	Laf					2	1			
		Hey	sal frelland											
REPC.		While GW 10, one following pointing block mareder method in miles executed and GW is decorated as (= 0, 0 there is a working eleming it is processed. When GY = 1, as it the loop.	U ! I	u D	1 ()	!				2	ı			
alimo	!	White CM = 0, the falseing purpose block transfer instruction is executed and CM is determined to 1 if there is a writing information is processed. When CY = 0, axis for upon.	.0:1	0 0	1 0	;				ž	1			_

Я <b>л</b> апопк	Sperand	Upsauleo	Operados Gode 7 5 5 4 3 2	10745	+ 3 2 1 0	ille, cil Ghiche	He. of Option		NIS V F S i
		Repos	Prefited (cont)						
9=P R=P7		White CW = 0, the following principle block transfer instantion is exponent and TW is described as 2 to 1 to the paintifful tibes, transfer first need to 15 CMPBK or GW-N and 2 x 1 expensions.	4	: 1		[; <sup>-</sup>	1		
RSFHE KSP9Z		Wittle GW × 0 the following orthology clerk transfer instruction is executed and GW is decremented i—11 or tiere is a warding interrupt it is processed. In this pairs, whe clock thans an instruction is CWCK to CWFW and 2 × 0 excitos top.	! s:	5		,	1		
		frindse Bu	ik ir meter irainutilaas						
MCANK	291-Moss, SIG-Mosa	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	141:41	u w		II – dr	' <u>;</u>		
CMP34	dsi-Mosk, ero-block i	$\begin{array}{c} W(\mathbf{e}_1 \mathbf{w}) = 1 \cdot (30 - (10)) \\ Q(\mathbf{p}) = 0 \cdot (30 + (3 + 1)) \mathbf{p} \leftarrow \mathbf{y} = 1 \\ p(\mathbf{p}) = 1 \cdot (30 + (1)) \mathbf{p} \leftarrow \mathbf{y} = 1 \\ W(\mathbf{e}_1 \mathbf{w}) = 1 \cdot (30 + (1)) \mathbf{q} \leftarrow \mathbf{y} = 1 \\ (30 + 0) \cdot (30 + (1)) \mathbf{q} \leftarrow \mathbf{y} = 2 \\ 30 = 1 \cdot (30 + (1)) \mathbf{q} \leftarrow \mathbf{y} = 2 \\ 30 = 1 \cdot (30 + (1)) \mathbf{q} \leftarrow \mathbf{y} = 2 \end{array}$		. A.		7 − '4r.	'   	x 4	:
CMPM	i danhouk i	Wise W = 7 A. (9)  2.6 ± 0.19 ± 17 ± 0.08 ± 1.29 ± 1.  Wise W = 1. AW = 0.7 ± 1.29 ± 1.7 ± 1.  2.6 ± 0.19 ± 1.7 ± 2.08 ± 1.7 ± 1.7 ± 2.	. ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ; ;	. N,		7 – 1€n	·	<i>.</i> .	;
LOW	i sahmak	When W = 0 AL → (13) 0 F × 0 (2) + (3 × 1,018 → 1 (2 × 12 × 12)) When W = 1 AW × (12 × 12) 0 F × 0 (2 × 12 × 2,018 → 1 (2 × 12 × 2))	5 . 1	) (7		7 9			
STW	· dalahnisk	When $W = D - (X) = AL$ D F = 0 + (Y + -(Y - 1)) D B = (-1) Y = -1 Y = 1 When $W = 1 + (1) Y = 1 + (2) A = -2 A = 1$ D R = 0 + (Y(Y - 2)) D B = 1 + (Y(Y - 2))	F . V	· · · gg most of fransfe	.— m	7 41			-
	•	BLFIedT	rarele instructors					-	
lh8	ropil recit	ë Bli*r4 ← AA	1 72; 1	î - 5 <del>0 1</del> ∾a	' n : n ī	91 117 785 198			
	espal imma	19 Unified — An	1 4 5 6 7	1 1 0 0 1	: : 0 1	57-87 7/5-108	4		

- 1113

Na eransic	Operand			
No.   Processed   Processed				
EXI	regli, regi	AW 16-Bit field	1 1 (ég (ég (ágság)	
	гөдб, гисся	A/a — 16-Eji hani		
		1/1	krucilons	
IH	· act, imm8		1 1 1 2 1 1 1 W 9/18 2	· ——
	eos, DW		1   1   1   0 W	
DIIT	Imm#. zoc		1 1 1 2 4 1 1 W 6/12 2	
	OM, 260		1 7 7 2 1 1 1 W 1012 1 1	
		Pánite	W Instructions	
MPI	as::block, I/A	O(R = 0)(Y = 1Y + 1)(R = 1)(Y = 1Y + 1) When $W = 1 + (X + 1)(Y = 1)(RW + 1)(RW)$	n 3 : 1 n w	
MIDE	UW srg-blugk	20 = 0 1X × 1X + 1,008 = 1 07 × 1X + 1 Wrest W = 1 (0W + 1,00€) × (0X + 1 00)		
		Jedilan/S	adius Instructure	
400	103,149	red +- req reg	υσυσού Willieg reg 2 2 (x x x	. X :
	ricm mg	imeral ← [memo 1 req	0 0 0 0 0 0 0 W mos reg mem 1654 24 1x x x	. X 2
	ന്റു, നാന	re; +- re; - (mem)	0 2 0 2 d 0 1 W not reg trem 11/15   24   x   a x	• x x
	reg, ·mm	re; reg - mm	1 4 0 5 0 0 8 W 1 1 0 0 0 re; 1 34 x x x	▶ X K
	· ntm lnm	inent — (neig+inis	: 0 0 1 0 0 0 W mot 3 0 0 ment   18726   06   x   x   x	• x x
	zoc. Imm		0 5 0 1 0 1 0 W 4 23 X x X	k x x
4003	mg, res	req rep + GY	OGUTUUN TIPE PEÇ 2 7 X X X	. X .
	nem res	inval ← [maig+re; + 2*	0 0 0 1 0 0 0 W 1100 Tep Term 16724 724 X X X	, x y
	mg, men	$req \leftarrow req - (neir) = 0^{\circ}$	0 G 0 1 U b 1 47 востер тенн 1175 24 х х х	. x y
	ng, mπ	re; ← re; − mm + C7	1 1 0 1 0 0 6 3 W 1 1 B 1 D reg 4 84 X A X	• x x
	nem: Imm	lineral ← Greag + pap = 0°	1 4 0 1 0 0 8 W not 6 1 0 man (15/25 - 346   x   x   x	k x x

- 104 -

Macmania	Operand	6peration				) <b>pol</b> p			. 7	5	5 .	. :	2	1 1	Mg. (			— ⊯		Trappe V I		2
		Aldiber/Sel													•		_					_
AXXX	acc, mm	Without Wind D. A. A. All. Institute CV Without Wind D. A.	:	V ;		b	. 1	, 7	•						4	è	ı T	,	х	х.	s x	A
905	reg (eg	reg reg + reg	2	Ų.	1 V	1	ĝ.	1 7	٠.	1	- 1	1.		eų	2	- 2	T	ą.	х	х.	F X	•
	mari, 129	(metr) (mem) rep	:	Ų.	1 U	. Т	9 1	, 7		iad	г	1.	т	1:1	18/24		-	₹.	×	`x	6 X	
	rag, inemi	rey rey browny	- :	0 .	1 0	1	9 '	1 7	•	æ	1:	12	-1	151-	11/08	E-	ा	•	×	х.	5 A	•
	. reg ion	region region into	1	0 :	5 0	0	6.3	,	ή; ·	_ <u>_</u>	•	<u>,</u>	$\overline{}$	eų	-1	5	л	ą.	6	χ.	Fλ	•
	. HB11, H11	(0.00) • - (0.00)	1	0 !	5 O	0	ď,	} •	₩.	nd.		<u>,</u> 1		1315	18/26	- 3-	6	,	ĸ	х.	F 2.	,
	att, nin	After $W = 0$ , $AL \rightarrow AL + ann$ After $W = 1$ , $AW \rightarrow AW + inn$	6	0	1 0	1	1 1	į	•		_	_		_	1	2-	9 '	٦.	ń	3	e K	3.
\$0JL	, replied	reg — reg — reg — CV	2	0 3	ş -	1	¢.	1 7	٠.	1	1:	·-	_	eq.	2	۷.	ī	,	×	х.	F X	•
	man, reg	$(max) \leftarrow (max) + my + CY$	9	V I	ΰ.	1	3 (	) 7	٩.	104	г	1;	7	IEII	16/24	. 2-	. 1	ą.	х	х.	F X	•
	reg ireni	reg reg (n e n) CY	į.	0 1	<u>(</u>	1	٥.	1 7	•	nd	r	·:	1	ı:ır	1773	2-	<u> </u>	,	х	×	<b>.</b> .	ř.
	reg. imir	reg reg jour 0°	1	0 ;	2 0	0	0	) 1	ų. ·	1	0	1 7		ъų	-1	>	٠,	,	ĸ	×	- ×	-
	. main. iiin	$(mni) \leftarrow (mni) - mni + CY$	1	0 1	(- 0	0	6.5	) 1	₩ :	ιωJ	¢	1 1	1	IFII	13./20	- 3-	6	,	s	×	E >	,
	8:1, -1111	Align W = 0	ŗ	0 !	5 .	1	1 1	۱ ۷	A'						4		3 .	3	٠	^		-
	··	1010	ipas mier l	un	helir	ne.	_				_	_				_	Ċ					
ATOR		dsu BCD alding + lest BCD steng it sur BCD string	į.	n T	D I	1	1	Ξ.	1 0	6	•	0 =	n	: 0	7 1 19	) ! T	·	"	×	"	- "	,
S1545		est BCD allong + I det BCD allons ert BCD at log	p	n 1	D G	1	1		1 (1	ŀ	1	n :	n	1 0	7   19	٠   ٠		lı	٠	-	- 11	,
CMF45	Τ -	4si BCD autog - sic BDC ar4ng	. 5	n 1	P A									1 A ded :	i (7 i 19 Sy 2	1 1		ıl	X	II	- 11	,
FCI4	1998 <u>7 AL</u>	31 1440-133 1000-1686				0			1 0	P	1	n 1	ñ	6 11	i ļas I	3						
	mens , al	At Apple 4 MBN , trees \$165. 4				N				P	1	n 1	n	5 11	22	\$	5			•		
<c₽4< td=""><td>:cpd</td><td>A. Upper 4 sha Lawer-bits -</td><td></td><td></td><td></td><td>Þ</td><td></td><td></td><td>1 0</td><td>Ď</td><td>ı</td><td>ı ı</td><td>0</td><td>1 0</td><td>i<sup>:</sup>.2∓ ;</td><td>3</td><td></td><td></td><td></td><td></td><td></td><td></td></c₽4<>	:cpd	A. Upper 4 sha Lawer-bits -				Þ			1 0	Ď	ı	ı ı	0	1 0	i <sup>:</sup> .2∓ ;	3						
	march + 40	Dpper - bits - Cues 4 c to				U			1 1	D	1	1	n	1 11	i 33	3-	s					

- 50

ı

40	
õ	
Š	

Macmada	Úperand	. Operation				len (			1	0	7 (		4	<b></b>	2	No of Placks	av. ul ayles			Hugi		£
		Instrument/De	K PATEL	1111	ı II li	wli	<b>7</b> 16	1511	II												_	
INC	repti	regs — regs — r	1	1	1	· -	1	7	1	¢		ίŌ	- (	¢	-eg	2	ż	•		×	X	х
	пел	( (meno) — (meno)		1	1	1	1		ī	$\bar{\mathbf{x}}$		ιō	0	9	пнп	15:21	24	,		Ä	Á	λ
	regiid	-ey\-5 ← 10416 -		1	٠:	. 0	. 5		14,						_	5	1	E		٦	7	۹.
CFC.	reg0	regit — regit it	٠ 1	1	1	١ ;	1		1	ą.	1	1 0	ī		149	,	- 2			,	ń	۹.
	ики	(160) — (160) · · ·	1	1	1	١.	1	•	1	×	hre	1 0	P	•	11141-	16/21	3	•		٦	Á	λ
	repid	rey15 ← rey16_ *	ŗ	1	:	: 1	1		r's							2	1	- ·	•	`*	7	۹.
		Mulli	kalh	A İII	<b>rt</b> L	zilo	ns.												•			
MULL	rega	AW = A = 1096 AB = 1 CY = 1, V = 0 AB = 2 CY = 1, V = 1	1	1		١ '	P		1	a	1	١.	D	q	M	2:47	? .	ļ :	,	,"	u	υ
	IOHO B	AW A. v (men8) AH 5: 6Y 3, V 1; AH 5: 6Y 1, V 1;	'	1	-			ï	:	-:	700	Τ;	b	Ξ	.חברד	27.28	24	  - 	х	x	1	lı
	rzc:6	$\begin{array}{ll} \mathcal{D} W_1 \wedge W_2 & \mapsto \mathcal{D} W_2 & \mapsto \mathcal{D} W_2 \\ \mathcal{D} W_1 & \mapsto \mathcal{D} W_2 & \mapsto \mathcal{D} W_3 & \mapsto \mathcal{D} W_4 \\ \mathcal{D} W_2 & \mapsto \mathcal{D} W_4 & \mapsto \mathcal{D} W_4 \\ \end{array}$	Ţ	I I	1	ı .	U	1	:	1	1	Ι.	υ	ď	.61	29/30	— <u>;</u> — i	-	×	×	,	ш
	med IR	3%, AW ← AW + Internity   BW + 2C + ← 0, V ← 0   BW × 2C + ← 1, V ← 1	7	1	1	Ι.	0	٠,	!	1	ПЭ	·	0	ů	111217	95-36 39-40	24	-	×	×	1	ш
Wall	rega	AW — AL FreqU AH = AL sign expansion CY — 0 V — 0 AH = AL sign expansion: CY — 1 V — 1	7	'	1	ı .	0	1	•	;		י ו	0	1	ieg	30-39 :	2	•	×	×	•	u
	men#	AW — A. Finensi AH — AL sign expansion by — 0, V — 1 AH > AL sign expansion by — 1, V — 2	7	!	1	ı .	U	1	•	:	riu	1 -	0	1	11511	34-42	24	-	×	x	-	u
	.rep €	UW, 6W ← A⊕ x rejo8 UW = AW sign expansion CY ← 0. V ← 5 UW > AW sign expansion CY ← 1. V ← 1	Ţ	١.	1	i ;		i 1	- :	1	-	1 1	iń	1	ІНЈ	; 41-27 	٠.	"	^	^	'	v
	mer IG	9A, 6V! ← AA a (hero16) DW = 6V9 aga expension CY ← 0.9 ← 5 DW > 6V9 aga expension CY ← 1.9 ← 1	1	١.	1	١ ١	n	1	•	1	(10)	1 1	n	1	'nen'	47.53 /51-57	2-1	"	^	'n	7	u
	reg (5,) [reg (5,)] msn5	mg   B ← reg   B x   mm5     Product   S   G   district ←   B   V ←   B     Product   S   G   district ←   B   V ←   B	Ţ	<del>, .</del>	_ 1	ıć		Ģ	•	1	;	1	•	,	162	78-SA	3	v	*	Á	L	u
	ερ≒, πεπ (6 mπ!	reg (0 ++ imen 16) x in aid   Product ≥ 16 tors €7 += 0, v += 0   Product ≥ 16 site: €1 += 1, v += 1		) .	i	· ;		- 5	=	ī	ru	:	٠	ij	:16111	51-40 7-8-44	3-6	v	•	۶	L	u

Resumb	igerand	Operation	Clarke   Control   Clarke   Control   Clarke   Control   Control	# Z
		Wordplice	manding (can)	
<b>U</b> LL	ւայ16 (այ16 ) այ/16	ing 16 + ing 15 x mod 6 Provide 16 dist 37 + 0 V + 0 Emouth to 15 alist 57 + 1 V + 1	n vitit o natiti i ng i ng indep i di a a q	, ,
L	ieg16 Manré, iam16	mg16 • Anerol5(x):mm15 Product < Ficilis: 35 -> 0, 9 -> 0 Storage to 15 cilis: 35 -> 1, 9 -> 1	N × 1 0 0 0 1 mod og mom 4249 44 at a a a 758-52	' "
		Ussiques	vinion innivurilans	
nrv.i	R <sub>É</sub> m	temp = AW Whom tamp : regR > FPH (SP   1 SP   2) = PSW (SP   3 SP   4) = PS (SP   5 SP   6) = PC, SP = SP   6 (F = 0 RRK = 0 PS + (3 2), PC + (1,0) All other times AH = restp % regR, AL = restp 1 regR	'1'	. "
	meπ <sup>ς</sup>	remp • AW  When long : ⟨men8⟩ > FFH  (8P   1 SP   2] ← PSW, SP + 3 SP + 4( ← PS)  (8P   5 SP + 3] ← PSW, SP ← SP + 6  (B ← 0 BHX ← 0, PS ← 13 2), PC ← [1, 6)  All other times  AH ← memp 5 (mem8), AL ← temp + (mem8)	1 1 4 4 1 1 0 mad 1 1 0 mars   25   24   n n	- "
	r25.4 ;	20 np ← AA	T   T   S   T   T   T   T   G   Teg   T   S   T   S   T   U   U   U   U   U   U   U   U   U	נ ח
	. חזר חנה     	$\begin{array}{l} \text{scnp} \leftarrow A \emptyset \\ \text{When temp} = \text{Intermit}(C(>+) + b) \\ (S^+ = 1, S^+ = 2, + PSM, (S^+ = 3, S^+ = 4), + PS \\ (S^+ = 1, S^+ = 0, + PC, S^+ + S^+ = 5, + S, S^+ + b, PS + b, S^+ = 5, 2PS + b, PS \\ (S^+ = 1, S^+ + b, PS	1   1   2   1   mod   1   0   mem   31-35   24   u   u   u   u   u   u   u   u   u	<u>и</u> :
UV	T		· ; — , — ; — , · — , · — , · — , · - , · - , · - , · - , · - , · - , · - , · - , · - , · - , · - , · - , · - ,	
,	:eg!	leng $\leftarrow$ AW When samp $+$ regit > 0 and leng $+$ regit > 7f H or lend $+$ regit < 0 and leng $+$ regit $\ge 0 - 7^2 + -1$ ISP $+$ 1, S7 $+$ 2) $\leftarrow$ PSW ISP $+$ 3, S2 $+$ 4) $\leftarrow$ PS ISP $+$ 5, S7 $+$ 6) $\leftarrow$ PC, SP $\leftarrow$ SP $+$ 6 IL $\leftarrow$ 1, DPK $\leftarrow$ 6, PS $\leftarrow$ 13, 21, 70 $\leftarrow$ (1, 0) All sther times At $\leftarrow$ 5 ang 7, regit, At $\rightarrow$ 1 teng $+$ regit	1-1-01-3-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1-1	· ·

F=0cm	Pp.cr arel	Úprautien	Operation Code 2 6 6 4 4	<b>2</b> 1	•	- 	6		å z 1	0	He. of CHOR's	Ha. él Oglas	MG		f in pu		5 2
		Spent from	on trainstions (cor	;													
u v		Tents ← NW  What ramp = (no 16) > 0 am (emp. (no 16) > 754  or temp. (no 16) < 0 am)  Leute. (no 16) < 5 · 754 = 1  [SP = 1, 50 = 2) = FS & (SP = 1, 55 = 4) = FS  [SP = 3, 50 = 6 am (FR SP + m SF = 6)  [F = 1, 50 = 3, 75 + (3, 2), FR = (1, 1)  All other times.  All + m (smp % (no mB), All + m (smp : mem 8)	11:10	1 ;	Ú	11 ()?	1	•	1 11	<del>M</del>	35-10	24	U	u	u	L	UL
 	-rg15	frma ← AW	- 1 : 'Î 1 d' :   	ï ·			1		I re	4	35-4T	\$	"	"	"		ע ט
	meir 16	Temp — 60° All or temper (nor 16/8 7FFH) (no	i 1 0	1 -	·	iros	ī 	•	1 ता		44-49 M8-83	24	U	U	U		
					_					_	<del></del>		_		_		
A3J04		After (AT AND SER) > 9 or AC = 1, AT = AC = 6, AH ← AH + 1 AC + 1, BY ← AC AT ← A. AND SER	P 4   ;	1 '	1							1	,	ŗ	u	L	ם ט
<b>ረ</b> ሆዘን	:	When (ALI AND DHH) > 9 or AC = 1, 9L ← ALI > 6 EY ← CY BH AC, AC ← 1, When ALI > 9H I or CY = 1 6L ← ALI = 60H, CY ← 1	naïsu !	1 :	ı						l i	1	×	E	"	,	
A0095	:	<ul> <li>Micro (AL APS) SER(18.9 or AC = 1, oL ← AL = 6, AH ← AL = 1, AC ← 1, oN ← AC AL ← AL ABO (EH)</li> </ul>	00111	1 .	1						1	- <del>-</del> -		×	ū	Ŀ	и и
AIU48		Miles (AL AND SF4) > 8 or AC = 1, $6C \leftarrow AC = 6, 6Y \leftarrow 6Y \text{ ON AC, AC} \leftarrow 1$ When $AC > 9D \text{ or } 6Y = 1$ $AC \leftarrow AC = 60 \text{ or } Y \leftarrow 1$	0 0 1 0 :	1 .	1						1	I	×	4	u	ĸ	x ĸ

138

Масиналіо	•persod	Byerodon					0 md 1 8		,	_ a	,	•	ь		9 ;	2 1	 I D	Me. of Cleake				Raj		8	2
			Dine Conve	rskm	Ire	lrud	Hans																		
CVTBD	:	60: AL = 084 AL 41 % (A)		1	•	0	. 0	1	0	:	0	5	ŝ	0	1	V 1	0	1:	2	Τu	u	u	,	×	4
CATES	i	$\delta P \leftarrow 2.6E \leftarrow \delta P \times 0 \delta P + \delta E$		1	:	6	. 0	1	0	1	0	0	¢	0	1	V 1	ī	7	2	v	u	u	•	4	٦
(MDW)		#from A = < 808, Ad ≠= 0, all other times #H ≠ = FEH		1	0	ŗ.	٠ 1	:	0	:								2	1	Ţ					_
SATAL.	i —	When AT < 3000F DW + 10 - History Sweet 中平日		1	0	n	•	:	0	1								4.5	Ţ	_		-			
	· · —		Воприн	ee L	eta J	Itia	11												'	_		-	_		_
CMD	189, 149	] ign ign		0	0 .	1		:	•	ĸ		1		FIJ		18		9	f 2	Ξ,		<	;	7	,
	nen neg	[men] ray		n	0	1	1 -	:	0	×	"	r!		٠ŋ		110	п.	11/15	2-1	٠,	•		,	7	,
	eq.neri	Ties (nen)		0	9	1	: :	:	1	Ą.	:11	ы	٠.,	<del>,</del> ,,		- 16		11/16	2-1	,	•	<	,	,	à
	199,	rej – ma		'n	ij.	Û	ij	ī	5	Ψ	·	1	1		í	14	_	4	3-4	_,			-	,	5
	rigio limii	lueni imn		1	0	n T	. 0	ı Ç	5	W	7-(	):	1		1	Δi	<b>,</b>	52/17	3-8	_,	٠,		-	-	,
	aga: icon-	Wiren W = 0, Atmin ; Wiren W = 1, Xamin		n	ē	ı	1 .	1	ō	W	_			•	-		_	4	24	×		•	,	•	٨
		· · · · - · - · ·	Centaka	eni:r	ein	udli	- ··	-	•		-		-				-	—				_	_	_	_
нат		rea + rea		٠.	ī	•	1 0	1 1	•	W.	1	!	D		n	r:	:	7	2	Т		_	_		_
	r/m	ımenj ← j <del>aen</del> i		٠.	ı		1 0	ı		87	п	1:	D		p	r.	on o	16/24	24						
HFG.	mg	m2 ← m2 1		٠.	ı.	•	i o	ιi		W.	ı.		Б		ı	r	: -	2	٠,	×	٠,	٦,	x	•	x
	Litu	imen) — įmeni ir l			ı İ	:	1 0	Πi		W	mo	1:	D		ı	П	±π ¯	18/24	24	Ι×	•	一、	×		×
		ı	Logical Ope	nilor	1   11	ine	lkana	5																	
TF5"	mg. rg	res AND res		· ·	:	u	0	1 1	q	W	ī	•	-	tg.		r	9	¦ż .	, ,	u	5	- 3	×	•	x
	mem, res Allreg, mem	imem) AND rec		·	5	ā	Ď :	: 1	=	W	me	d	r	প্র		me	:п	mas.	24	ľ	D	D	×	٠	x
	reş, imn	res AND Imm			ı		i :		ı	W	ı	·	b	:	П	::	п	7	3.4	;	D	D	×	y	х
	men.inm	imare) AND from			ı		ı :	: 1	ı	W	тк	ıd	b	:	U	mx	:11	1015	3.5	ļ,	D	D	×	к	×
	: +>:,1060	* When W = 0. 4L AND Immel * When W = 1. 4W AND Immel			6		D 1	1 0	:	W								4	23	•	D	D	×	К	ж
AND	reg reg	reg reg AND reg		ē=	Ġ.	í	0 :	. 0	1	'n	1	•	-	#Į		.,	y	,	2	-	0	0	ءِ ا	2.	7
	нып. тед	yvarr) → yrramt öb0 reg		3	Ú	1	0 3	. 0	:	39	Чħ.	;d	-	ΨĮ		ηķ	<del>,</del> -	15/24	24		0	Ó	7	٦	
	reg. meni	rey — reg AND (лыст)		4	6	1	0 :	0	1	W	ч.	;J	-	÷;		IIk	171	11/15	24	_;	Ö	Ö	7	٦	,
	reg ion	rey ← rep AND jo or		1	b	;	0 :	9 0	:	W	1		•	5	0		y	-	3.4	-,	0		1 6		
	men, ma	(ment) ++ yment AbD innir		1	b	¢	0 :	9 0	:	'n	III.	:J	1	1	0	IIk	17	18/26	3.6	_;	0	0	1 6	λ	,
	acc. ITT	Alten W = 0 AL ← Al ARC parts Alten W = 1 AW ← AW AAO name		:	U	1	0 (	) ·	b	W								a	2-3	-	0	0	,	×	•

MidMeleo	operant	· uper pelos	€peration Code 7 6 5 6 0 2 1	076	\$4 \$9 1 •	Mo et unoses	Ma. of Hage System AG C1 T P B
	•	Sagi	al des ales harrocies (cere)				
:II	reg reg	regive region regi	: P : N 1 A 1	9 1 5	149 79	75	2 a b 5 x s
	men. eg	(460) • (mari) DB rag	1010141	W mod	ted 100.0	16,24	24 0 0 0 4 3
	121 118.0	. 1eg • eg OF Imeni	: 0 > 0 1 4 1	W med	reg men	11/15	24 0 0 0 3 2
	reg icim	reg ∙ rg GF Inn:	100000	W I 1	n a i ing	۵	34 1 0 0 3 2
	1180°, 101 T	(riem) = _(mari) filk-mm	1 N G A P A F	W 1034	9 5 1 merc	18/26	36 / 0 0 A A
	800, 100	Welge Will All • A DR imma Welge Will All • A SW 08 mm16	5 P 5 N 1 1 5	W		ľ	23 . 0 6 . 2
kCD.	reg reg	] Trag = 1-19 XCB (reg	: N 1 ' F 4 I	% I 1	mg rg	2	3 3 0 0 3 4
	11900, 18g	(Mem) • (mam) XBB ror.	1 N 1 : P 4 5	Wilmod	rez meri	15/24	24 7 0 0 8 4
	130 0 90	rg = rg XCF (rom)	: 01 . 04 !	Wijmsd	reç mar:	11115	7.4 , () () c a
	iag intr	reg — reg XCB imm	10:000:	W I I	1 1 4 reg	'2	24 jul D D X 2
	men, imm	(mem) ← (mem) XOR (mm	1000000	Wilnied	'Id man	(0.0)	30 : 0 0 x x
	ear, mm	When W = 0 AL ++ AL XOR imma When W > 1 AW ++ AW XOR immit	:01.0.0	19			23 . D D x y
			Uk Operation leatherform				
	1		25d (y.e.)		Ord by a *	!	
TEST:	ropā, CL	regē bit na. Ct. / tr. 2 ← 1 regē bit na. Ct 1: 2 ← 0	10000	9 1 1	0 0 d reg	ű	3 . b b s u
	marrik üL	(nemb) oil ro. CL = & z += 1 (nemb) oil ro. CL = 1: z += 1	505.040	U HOU	U b G men	.5	25 . 0 0 1 0
	rg's, u.	reg16 bit no. 0a = 0 2 ← 1 reg16 bit no. 0a = 1 2 ← 0	900.000	: 1 1	0 0 c reg	ű	2 . 4 0
	men III, EL	[mem/8] \$4 to, \$4 = \tau 2 \lefta 1 [mem/8] \$4 to, \$4 = \tau 1; \$2 \lefta 0	506:690	: મહ્ય	0 0 ¢ aec	12/16	e5 . 00 a u
	Carni Masi	regd 50 no 10mm0 = 0.7 ← 1 regd 50 no. nor0 = 0.7 ← 0	506:150	6 1 1	9 0 3 (eg	1	1 . 0 0 , 0
	מיוויו מחשת	(resp() sit to in $n\theta = 0.7 \times 1$ (resp() sit to in $n\theta = 1.7 \times 0$	P 0 P 1 C 0	: net	G U I DELL	.1	4-6 . 0 0 , 0
	regit, mart	reg16 bit no. 30 nd = 0, 7 x = 1 reg16 bit no. 30 nd = 1, 2 x = 0	5 0 5 1 1 3 0	1 1	$0,0,0,\ldots, m$	4	1 4 2 0 0 7 0
	nem16 imms*	(ment'6) bit on in ord = 0, 7 (4.1) (ment'6) bit on incord = 1, 7 (4.1)	5.0 5 1.1 1.0	1 201	d n I nem	13/17	1-6 . 0 0 ; u
			2-d bysa: 'Note: First byta = CF	ų _	July syrat		

Macrounc	0pc/and	: Operation	Operation Check Round Bullet Plags 7 8 5 4 3 2 1 8 7 8 5 4 3 2 1 8 10 Stucks Bytes AG GB F F 5
		Pi Cpcra	IF IESTERIOR (ACCOL)
	•	!	and byte" - See byte"
POLI	regii CL	. regd cil no CL ← i sg@bering CL	d 0 5 1 5 1 1 1 1 1 0 5 u reg 4 8
	ment, Cu	(metrify bit do 100 til enigt bit inc. st.	S 1 S 1 5 1 1 0 mod 0 5 d mem (III - 81
	re:16 CL	pregrid oit no. CU +++ regrid oit no. CU	U L U   C
	men III. DL	÷ (mein16) oit no GE ← mein16) bis ta. GE	C   C   C   C   C   mand   U   C   U   mem   (H/9h   U   L)
	regil immil	reption to man0 ++ reption to man8	CONTINUED OF STATE
	mant, mm3	(mem0) ait no imir0 ++ iniem5) bit no. mm3	je bei tit til med bei u men ill. 48
	regiid. imm4	regife activation 4 (regife) bit not mind	CUCIIIIIIIUCU nep 5 4
	mem16 imir4	(mem (6) cil ru, mm4 ++ (mem (6) picho imii4	2   0   0   1   1   1   micd   U   0   mers   19/27     4   5
			200 byte* Ord byte* "Mode: First dyte + GPP
	υY	. O ← CΥ	1   1   1   1   1   1   1   1   1   1
		I	Ziri byter - Gro byter
CLH1	regit. CL	rege colina. CL 0	2 0 2 1 2 0 1 0 1 1 1 0 2 U reg   5   2
	metrill, CL	, (men€) bit no CL ← 0	3 0 0 1 0 0 1 0 mod 0 0 0 mem 14 35
	regit, ou	reg18 bit no. 3. ← 0	001100111000 mg 5 ; 2
	mem 16 CL	(menulish call not CL ++ 0	j 2 0 2 7 2 0 1 1 med 0 2 0 mem 14/22 3-5
	repti. immti	repá alt natimenti ++ V	4011101011101 reg 6 ; 4
	тепь ітіга	(memb) oil sourmin0 — 0	I U I ' I ù I d-ord O t-d-orse 'o 46
	regić, mm1	regitatet no. minit d	101110111000 reg 6 4
	mem 10 imin4	(memital bit not impert — 0	1 0 1 1 1 6 1 1 mind 0 6 6 min 15/77 4-8
			2nd uyna" 3nd uyna" Thola: first byte = off
	01	05 <b>←</b> 0	1111100 2 1 0
	00	UF, ← 5	1111109 2 1

Mecresic	Operand	Operation	Operation tinds Flags  7 8 5 4 8 2 1 8 7 8 5 4 3 2 1 0   Glocks Byles 40 Ct T P 4
		81 Oper	rter, lezzentern jezetj
			and byle" and byle"
£6-1	re:0 CL	repă cit ro CL ← 1	0 : 0 1 0 1 : U 1 : U U U re; (4   3
	nent.C.	(next) birno St — 1	0 0 0 1 0 1 0 0 000 0 0 0 mem (S   25
	18:16 CL	regrétation CL — 1	0 2 0 1 2 1 C 1 1 1 1 0 0 pre; 4 2
	pen15.0.	ógarr16/bit.:o Cl ← 1	0 0 0 1 0 1 0 1 not 0 0 b men (12,7)   34
	reg6 ism3	rang bit no inset 3 • 1	0 2 0 1 1 1 0 0 1 1 3 0 b ret 2 4
	Drein, Johan	ingerK by no incrise 1	0 0 0 1 1 0 0 mg ; 0 0 mm 14 46
	reg16 jum/	racification imme • 1	0 9 0 1 1 9 1 1 1 5 0 0 104 2 2 4
	memits, imine	(marc1fi) hit de inc/4 + 1	0 0 0 1 1 1 0 1 max 5 0 0 mgm 14/22 346
		•	201 .yid Jid ayte
			: 201 year July 29 "Name Fils: Nyse = 564
	1.18	: cy • ·	1 1 1 : 5 0 1
	n≠	j ni3 — i	1 11'101 7
			art legranters
841	i reg, i	CY ← MSS of reg, reg ← rec x 2 When MSS of reg ← CY, Y ← 1 When MSS of reg ← CY, Y ← 0	D D C D W   D 4 mq 7 2 , y , s x s
	nrm I	CY ← MSB at (non) Iment ← (ment x 2) When MSB at (non) < CY, 7 ← 1 When MSB at (non) = CY, 7 ← 9	1 1 1 1 1 2 1 W mms 1 11 2 mm 1 15/24 24 m x = x = x
	უგ. ი	teme ← CL, while temp < 0, recruit it is peccation: Of ← MSB at req, req ← req = 2, temp ← temp + 1	TIDIUSIA IIDS mag 710 7 mx, x = x
	nem GI	itms ← 01, while peop ≠ 9, respect this operation: Or ← NSB of inferm, [norm ← (norm) × 2 ferms ← ferms −	
	reg. livined	lemp — mml, while temp > 0, repear the operation CY — NSB of reg, reg — reg > 0, temp — temp — 1	I 1 D U U C D WAY I 1 D C reg (+n 3 D x x x x x
	men, aimb	Then p ← most, white an p / b.  repeat this operation CY ← MSD of the oil.  (namp ← grant) a 2 femo ← femo − 1.	1 * 6 0 0 d 0 W mod 1 0 d meio 15/27   55   C x 1 x a x to comber of shifts
ж	rsp I	ON ← LSB of repine; ← repine?  After MoS of repine bit following MSS or require ← 1  After MSS of repine bit following MSS of require ← 0	115 bdb Willbring 2 7 jayxxex

E

.. .. ...

Ø	
Ö	
z	
У.	

		1	4pen					_		_	_	_		- Bû. =	we, of			Hoji		_	$\neg$
Инелета:	Spar and	* Speration	_				<u> </u>	0	7 0	-	_	-	1 1	Chodo	Bylon	ш.	61	•	_	_	Z
			i habusini	_	_														_	_	_
SHR	ncm 1	R5 = 158 of (non)   (non) + (non) : 7 When M56 of (non) > M1 to lowing M58 of (mon); Y == 1 When M58 of (non) = M1 to lowing M58 of (mon); Y == 0	11	: •	P	G	P	<b>%</b>	ned		Γ·	1	marr	-6.24	7.2		×	*		*	
	·tg.CL	leng ← G <sub>4</sub> with ramp / C, repeal tris operation: CY ← LSB of reg. reg ← reg + 2 temp ← temp − t	1 :	D .	D	٤	D	۸	· i		D	ī	reg	ī+n	2	٠ 	×	u	•	×	١
	FILM UL	tems  — CL, while temp // 0, recent two operation; CY  — LSB of (mon), (mon)  — (men) + 2, temp  — temp — 1	١.	D .	D	:	ı	٨	mod	1	b	ı	пзп	19/27 — 1	2.4	ľ	×	II	•	х	K
	reg, mm!	itime ← linnB, write temp ← 0, resent this operation: CY ← LSB of reg. req ← req : 2 itime ← itimp   1	1.1	D a	Ш	:	0	¥	· T	ī	U	T	req	/ FN	3	- и	x	Ü	•	×	K
	mem Imm8	teme: ← lineB, wille temp < 0, receal this operation; Cf ← LSB of (mem), linem! ← [reem] + 2, lemp ← temp = 1	1 .	D a	V				nod orsh		V	ı	TIEM	19/27 1 1	35	: "	×	П	•	x	k.
SHAA	Led",	CY LSB of reg, reg reg 2, V b MSB or operand does not direnge	1 .	0 1	0	į,	0	4	. 1	1	1	1	reg	2 :	2	<u> </u>	ń	û	•	×	3.
	reni 1	CY ← CSB of Intern), (nam) ← Intern ← 2 V ← C, MS9 of operand dues not change	1 '	0 1	0	Ģ	0	4	mųš	1	1	1	ПНІІ	16:24	2-1	υ	,	0	,	ń	3
	reg, CL	tem; ++ CL while temp < 0, repeat this operation; Ch ++ LSS of rep re; ++ re; + 2, temp ++ tem; + MSS of operand does not change	1 1	0 1	0	Ú	:	ĸ	. 1	1	'	1	iej	7 - n	2	ш	ŗ	u	,	,	3
	mem. CL	tamp — CL while leng > 0. repeat this operator (CY — LS9 of Interry years) — Interry ÷ 2 tens — Jeng — 1 MSS of operand diver not change.	' 1	V 1	u	Û	•	K.	пас	1	•	1	I-AII	19.27   <sub>  </sub>	24	u	′	ı	2	•	×
	rag jenirð	wrp — invid. = interent = 0. repeat this operation: CY — CSB of reg. rep — rep = 2. Surp — Surp = 1 MSB of spinand does not charge.	' 1	0 6	0	0	ð	W	1 '	1	-	1	140	7.5	3	u	•	ı	,	•	×
	men, mns	rectp == :mm8, white forms = 0, -sourceths approximation: CY =	/ 1	a 0	) C				mad of sh		1	1	поп	75,עני + ק	3.5	"	•		×	•	×
	┸—	. I -and Aman agains and a					-11-11			<u>.</u>									_	_	

Monencele	ly man/	Operation	Operation Gode 7 G ⊋ 4 3 Z L	076543218	Mar pil Oderplay	Ne. pi Nyras	Hags Ac cy y P 8	_ z
		ht.	dis latteries				·	
Ä).	reg. 1	CY = M58 nl :tg, reg = neg s P	'IID·Nab	We : 1 () D () -rsg	2	?		
	merrs 1	CY → MSS of (mon), [mon) → (nem) × 2 + CY MSS of (mon) / CY: V → 1 MSS of (mon) · CY: Y → D		We mind 0 0 0 mere	16/24	2.4	x x	
	rg, CL	itimp ← Ct, while temp ≠ C, repeathals operation; CY ← MSB of req, reg ← reg + 2 − CY temp ← temp   1	1 1 0 ' 0 4 1	Weilubu reg	ī+n	2	. X u	
	nerr. CL	icing — Ci., walle temp 4 5, repeat rats operation CY — NSB of (mon), (mon) — (mon) x 2 + CY temp — temp — 1	1 . 0 . 0 3 1	We mind 0 0 C reg	19/27	2 &	×ш	:
	reg. Insmil	iemp ← minb, while temp / 0, repeat this operation; CY ← MSU of reg, reg ← reg x 2 − CY learg ← larry − 1	1 7 0 4 0 4 0	יטטטרייא eg	/+n	ā	х и	<del>-</del> .
	nerr, ImmV	temp ← imin6, while semp 2 fg, repeat this operation; CY ← MSD of timent.   Imemy ← (next) x 2 + CY   temp ← tarry − 1	1	Went 0 0 C and	19/27 — n	5-6	x u	_
BOP .	reg. I	CY +- LSD of reg. reg +- reg + 2 MSB of reg +- CY MSB of reg /- Sil following MSB of reg: Y +- 1 MSB of reg Sil following MSB of reg: Y +- 0		24 1 0 0 1 neg	2	2	x x	_
	1125, 1	SY LS3 of Insulphoral (People 2 MSB of Insulphoral CY MSB of Insulphoral bit following MSB Styrend: V 1 MSB of Insulphoral bit following MSB Styrend: V 0	110.010	'A med 0 0 1 mans	16,24	-2-4	х х	
	reg. CL	temp ← 0 write temp ≠ 0. repeat this operation: CY ← LSC of reg. reg ← reg ← 2. WSB of reg ← CY temp ← temp ← 1.	1 . 0 . 0 : 1	# 1 3 0 1 mg	714	2	s u	i
	nem, GL	leng ← 0., while temp / 0, repeal this operation: C7 ← USB of givent, . [memi ← (nem) + 2, MSB of (men) ← C7 . leng ← leng + 1		Wind C 0 1 right	-9.77 I n	2-1	x u	 

- 114

œ	
Õ	
Ż	
ď	ı

Иниции;	:   Separated	Special control of the special control of the		ings V F B (
		,	es, luctreritors, jacrej	
ROF	cg, irmā	icmp — winds, while temp = 2, repeal this operalism: CV — LSB of rep reg — reg = 2 NSB of reg — CV icms — icmp = 1		II .
	חנוד וחודם	itmp ← imm8, write temp ≠ 0, materialists correlation : Cr ← LSB of (mem), (mem) ← (mem) : 2 (since ← itmp ← i	T i N C d D d W mon: 5 d T mem 1957 as x + n r: number of shills	11
		•	Salate Instruction	
AUTC	[ rej, ·	Impay ← Cr. Cr ← MSR of rep : reg • · · reg x 8 + Impay MSB of rep ← Cr. V ← C MSR of reg ← Cr. V • ← 1	: I D I D D W I : D D rep 7 2 4	¥
	поп, І	Imprey C*, C* MSB of (mem)   Imprey Imprex 2 F Empty   MSB of (mem) C*; V C   MSB of (mem) ≥ C*; V C*	:	, –
	LEE ET	temp — CL, while leng / U ; repeat this operator: Impay — CY, ; CY — NSU of reg, reg — reg x 2 + timory ; temp — temp = 1	'10   C V 1 W 1 ' V 1 U rep ,/-r 2 .	-
	men, Q.	rang ++ CL, while tems / U, repeat this operation; impay ++ CY, CY ++ WSB of (mem), (mem) ++ (mem) is Z + impay tamp ++ semp + 1	- 1 0 1 C D 1 W mod D 1 U mem   1927 24   + n	-
	rep Imm#	temp — inend, while temp / 0. repeat this operations impry — CY, CY — MSB of reg, reg — reg x 2 — impcy lemp — temp — 1	TIODOUCWITHIU 189 7-N U K	·
	ngu- isur6	tump ← min6, while temp 7 €, necest mic operation(trippy ← 6°, 6°, ← M93 of (min) tireng ← (men) x 2 ← tirppy	. 1 1 2 0 0 0 0 % angg 0 1 0 man 19,27 1-5 s + n	ш
	·	lump — timp 1	n; number prighths	

٠	76.	
	w	
•	×	
	v	۰
	ă.	٠
	7	ı
	7	ı
	ĸ	ŗ
	-	ı
•	-	•

Amenak	Spend	Opportion	<b>∂</b> para∜os 7 5 5	60(e 4 3 2	, ,	7.6	,		, ,		Me. of Classes	No. of Nyces	æ	ey f	V P	. 6
		9nai	lever estans jes	ui)			_									
909C	reg.	$ \begin{aligned} & \text{Imp}(y \leftarrow \mathbb{C}', \mathbb{C}' \leftarrow 156 \text{ of } r_0) \\ & \text{reg} + r_0 = 2 \text{ MSB } \sigma' \text{ res} \leftarrow \text{Imp}(y) \\ & \text{MSB } \sigma' \text{ res} \leftarrow \text{bittoilowing MSB } \sigma' \text{ reg}; V \leftarrow 1 \\ & \text{NSB } \sigma' \text{ reg} \leftarrow \text{bittoilowing MSB } \sigma' \text{ reg}; V \leftarrow 0 \end{aligned} $	1 · n	· n :	n 'i	K · 1	ē	1	1	iej	2	ž		x	x	
	πεπ. I	Impov — CY, CY — LSB of (mem) [Remi — (ster) + 2, MS9 of (nem) — energy NSB of imen) / but following MSU of imen): V — 1 MSU of imen) - but following MSU or imen): V — 0	1 ' D	. 6 2	Dγ	V TIE	a	1	1	merr	16/72	7.1	- "·	,	,	
	·cg. CL	temp ← CL, white temp / C, repeat this operation=bridgy ← Ch Ch ← LSB of regulars ← regin 2. MSD of region thinks, temp ← temp ← 1	1 1 1	. n d	1 7	<b>)</b> ! 1	u	1	:	тд	/+n	Z		x	II	
	mers, 3.	learp ← O., white samp / C. repeat wis operation! Subsyr ← Ot. OY ← LSB of (nearly threat) ← Breat) √ 8 MSB of threat) ← Copyy, Brop ← Book 1	1 / 6	. 0 g	1 7	• mod	V	1	1	mir	15/27	24	·	x	Ш	
	rag imnet	Hurgher until Symbol and no ≠ 1 repest dila aparellant imitoy = 137. GY == 1.88 pling, mg = 1eg : 2 MSR of leg == 1mpte, lamp = 1amp = 1	112	n p a'	ĎΫ	<del>9 1</del> 1	n.	1		.ei)	7111	5		×	٠.	
	nen, muß	wasp •musi, while remp ≠ 0, •spect this operation timesy • · · · SY CY • _ 1.58 (if (nem)   (nem) •(nem) : 7 M83 (if (nem) ←mpsy, nemp •nemp = 1	112	пра	D V	ncal	П			iose ecotar	1997	3-5		ĸ	u	
	<u> </u>	, . <del>] </del>	e Control train.	offer							<del></del>		L			
CAFE	near-pros	(SP 1) SP 10 ← PO SP +1 SP 12 PO + PO 10 PD	111	n 1 a	n (	:					16/20	3	Γ.		_	
	ragpti <sup>*</sup> 6	(32 ± 5P − 2) ← PC 5P ← 5P − 2 20 = 10() ∩ 16	<sup>!</sup>   1	: 1 :	1	1 1	n	1	٩	-03	14/18	?				
	metign 16	(SF $\sim$ SP $\sim$ 7) $\leftrightarrow$ PC, SP $\leftrightarrow$ SP $\sim$ 2 FG $\leftrightarrow$ (mempiri6)	1 1 1	1 1	ı	med	a	ı	C .	mari	23(31	7.2				
	for pms	$(8P - 1, 8P - 2) \leftarrow PS (8P - 3, 8P - 4) \leftarrow PG$ $8P \leftarrow 5^{\circ} - 4, PS \leftarrow seq, PC \leftarrow start$	1 0 3	i 1 u		1					21)29	٠.	•			
	memper32	(\$4 + 1 8P + 2 ← PS, 16P + 3, 5P + 4) ← PC \$8 ← \$4 + 4, PS ← imempir82 + 2), \$6 ← (mempir82)	1 1 1	: 1 .	1	пэч	V	ı	-	mer	81/47	54				

■mamis	Optoronal	Operation	Department Code Pings 7 6 3 6 3 2 1 0 7 6 3 4 3 2 1 6 Directo Pyres Act CT V P	5 7
	•	3-deputies	Central (rainvotiens (spal)	
ACL		PC ++ (SF + 1 OP), SP ++ SP + 2	1 1 0 0 1 0 1 1 15/19   1	
	hah-sa ns	PC ← (54 = 1 SP) SP ← SP + 2 SP ← SP + pop-varie	1 1 2 0 5 0 1 0 20/24   2	
		$PC \leftarrow (S^2 + 1)SP (1)PS \leftarrow (SP + 1)S^3 + 21$ $SP \leftarrow SP + 2$	1   1   0   1   0   1	
	hob-*Ails	PC ← (Sh = 1, SP) PS ← (Sh + 0, Sh = 2) Sh ← Sh = 4, Sh ← Sh + pap-value	1   1   0   0   0   24/32   1	
		Sect F	nipilata lataslar	
PUSH	mer:16	(\$2 - 1,8P - 2) ← (n en)151, 34 ← 3P + 2	1 1 1 1 1 1 1 1 mod 1 1 4 mem 18/28   2-4	
	006	(52 1, SP 2) + reg16 SP • SP 2	0 1 0 1 0 rag 8/12   1	
	\$ tg	(5° 1,SF 2) • sing,SP • - SF 2	0 0 3 areg > 1 9 R/12   1	
	F5W	(\$2 - 1,\$P - 2) ← PSW,\$4 ← \$2 - 2	100-1504 842 1	
	F	Prish recisions in the stack	5 ( 1 0 0 0 0 0 36,87 ) 1	
	·mm	(SP — 1, SP = 2; + inn SP = SF = 2. When S = 1 syr extension	5 1 1 0 1 0 5 D 7m   28 1 or 0/12	
эпР	mem IG	$(n_1 m_1 \theta) \leftarrow (5P_1 - 18P_1, 5P_2 \leftarrow 5P_1)^2$	1 0 P 0 1 1 1 1 901 3 0 7 900 (1025 ) 24	
	.rcq1€	rg (6 ← (5P ) 1, 8F), 8F ← 5° 2	F 1 P 1 (4g St)2 1	
	ลาก	stog ← (SP + 1, SP) stog   SS, OSD IRS1 SP ++ SP   2	FOD 444 1 1 1 14/17 1	
	25W	PSW ← (SP   1 SP) SP ← SP ( P	10 P 1 1 1 0 1 B I B F F R	F A
	8	Pop registre's from the stack	N 1 G N 2 N 1 49/75 1	
?RE∓ARE	-m115, m115	Prepare new slace frame	1	
DISPOSE		Disgase of stack mame	TENEROPOLI BULLE	
			arch Instruction	
3P.	rear latel	PC ++ PC + d sp	1 1 1 2 1 0 0 1   17   3	
	short-late	PC PC + extraitepd	1 1 1 2 1 2 1 2	
	regpt:16	PC ← raggin 'd	וויווויווו 11 או ש 10 ויווויוויוו	
	manghi'ê	PC (nampl(16)	1 1 1 1 1 1 1 1 mus 1 0 0 men   25/24   24	
	(ar-late)	PS exp. PC pffeet	: 1 : 2 : 0 1 0 15 ; 5	
	mensu33	PS — (namph32 + 2), PC + InternatiO2(	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	

- 117

负	
0	
Ž	
ĸ	

Manmade	Operand	depart pillera	Operation Cade T	Polytic Charles	Mo-of Flago Refor AS CO F P & 2
		Entitional	transh hedructions		
BY	sho litebal	1V = 1, P0 P0 + ext-dep8	611!6000	14/4	2
BNV	shorl-label	-1V = 0 P3 P3 + ext-disp5		14/4	2
BC, SI	short-label	-1CY = 1 PC ← PC + ext disp8	. 4 1 1 1 5 4 1 4	14/4	2
RNC, SYL	short label	If CY = 0 PC ← PC + ext cispē	(0   1   2   1   1   1   1   1   1   1   1	14/4	2
BE BZ	. shori-label	In Zin 1, PC ++ PC + extralepti	41112:00 .	14/4	2
BKE, BALL	shori label	IP Z → D, PC ← PC — axt-dispN	41112:6:	14/4	2
RMA	. shori-label	if 0Y 09, Z = 1, 20 ← PC − axc-disp8	9 1 1 1 5 1 1 0	14/4	2
RH	shorl-labs)	1( 0) 00 Z = 0, P0 ← P0 − axi-disp8	9111011	14/4	1
HM	short-late)	If 8 = 1 PC ← PC + €хнибыр5	91111000	14/1	1
· BY	stiert-labst	If S = 0 PC ← PC + extraisp8	91:1100-	14/4	1
BPŁ	sheri-labsi	II P = 1, PC ← PC = axi-dispθ	0 1 1 1 1 0 1 0	14/1	1
BAC.	shari-label	If P = 2, PC ← PC = extedisp8	0111101	14/1	2
HLI	short-lated	If \$ 000F V = 1 PC PC + ext-dept	0 1 1 1 1 1 0 0	1474	3
867	short-labet	! If \$ 000P V = 0_PC ← PC + ex+rhepd	01111111	1474	2
BLÉ	short-label		<u> </u>	14/4	2
DS <sup>-</sup>	elia Helel	. If (\$ x00; 9) fild z = 0, PC → PC + axt-cisp8	4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	14/4	2 .
DBHZNE	Ehtm-label	<sup>1</sup> CAV ← GAY If 7 = 0 and CAV ≠ 0, PC ← PO + ext-disp8	. 1,10:00	1475	,
DBMZE	ehsri-tahel	$CVV \leftarrow CVV$ If $Z = 1$ and $CVV \times 0$ , $PC \leftarrow PC = ext dispa$	. 1 . 6 . 6	14/3	2
DAMZ	shom-lahal	CW ← CW ← 1 If CW = 1, PC ← PC − ext disp8	- 1 3 0 5 4 1 1 1	1873	2
80A7	short-lahel	If GW = 2, PC ← PC − ast disp8	3 1 3 0 2 0 1 3	18/3	2 ;
		letam	pi drainuttions		
BHK	3	(SP   1 SP   2) ← PSW, (SP + 3 SP + 4) ← PS, (SP   5 SP   5) ← PC, SP ← SP + G (F * 11 BBK ← 11 PS ← (45, 14), PG ← (45, 12)	*   a v   ; b u	58,50	1
	icma (±2)	$\begin{array}{lll} (SP - 1   SP - 2) & \leftarrow PSW, (SP - 3   SP - 4) & \leftarrow PS, \\ (SP - 5   SP + 5) & \leftarrow PC, SP & \leftarrow SP - 6 \\ (16 & \leftarrow 0   UHK & \leftarrow 0) \\ PS & \leftarrow (n + 4 + 1 + n + 4) \\ PS & \leftarrow (n + 4 + 3 + 1 + 2) + = mint \\ \end{array}$	- I a V I · D ·	\$8/80	2

Миненте	Sperant	- Spéralla à		serai B				,	0	,  •	ъ		9 :		Glecks	He. of Byltes	A.E		Rajis		
	1	Intrap	listri	ıdbı	B   K	m\$															_
₹KV		Which V = 1   (52     1,8F     2	<u> </u>	•	n a	1	ı		:						48-52	ı					
RLII	T	PC ← (SP + 1, 52), 45 ← (SP + 2, SP + 2) PSW ← (SP + 3, SP + 4) SP ← SP + 5		<del>.</del>	D C		Τ.		ı		_				27:39	•	Н	ř.	Р.	K F	ч
СНКІМШ	rogili, remili	• When (hein/2) 17 re; 16 or mart(2 + 2) 1, re; 13 16P + 1, 5r + 2r ← FSW (SP + 3, 3F + 4) ← 16, 16P + 5, 5r + 6r ← 10, SP ← 5r + 6 10 + 0, URK ← 0, PS ← 120, 22 (P3 ← (21, 20)	V	•	1 0	V	ι	•	ŀ	rv:		·ty		17811	53-56 (73-76 15/26	24	i				
CUKEN	irmû	$\begin{array}{l} (8P+1, 8P+2) \leftarrow (9W)(8P+3, 57+4) \leftarrow 79, \\ (8P+5, 8P+6) \leftarrow 70, 8F+57+6 \\ M0 \leftarrow 0, P0 \leftarrow \ln 24 + 1 \ln 24, \\ P8 \leftarrow 0, R4+3 \ln 24 + 2 \ln 2 \ln 0.00 \end{array}$	0	Ġ	0 3		1	1	1	1 .	1	•	1	1	38/90	3   					
		(20%)	princi i	<b>ի</b> ⊗ր	J###	4	_														
HAL*		CPU Hait	Ŧ	i	١ ١	-:	=	ņ	0		_				2	1	1	_		•	
5U5.00K		Cas Lock Prefix	··· ·	1	• •	Ξ	0	į,	ö	_	-	_			T? =:	Τ;	١				
TY):	12-01	Na Operatem	:	1	0 1		X	X	۲	1∵-	Y	Υ.	Y	77	7   2   '	7					_
	15-02, 2000	Jary Just A. Turaniji	1	1	: 1	:	3	Y	¥	mod	٧	Υ	γ	M811	11115	9.4					
FF30	15-05	4c Operation	0	ı	1 [	1 9		1	X	1 1	1	Υ	Y	7 7	7 7	2					
	15-0p. mm	data has — imemi	<b> </b> €	1	1 [	l D		ı	X	mad	ń	Υ	'n,	теп	11/15	24	Ι				
POL.		Ph I and was	'	D,		-	_	-		CLL I	yn 2	5 521	rpk		2 + 5n	T	Ţ.				
WOP		; No Operation		ō	ē '	D	G	0	¢	-					- <del>a</del>	<u> </u>	•		_		
D	į ·	E + - 0	-	ī	Ē,	ï	a	ī	ā	-		_	-		2	T	Π				
Ħ		B + - 1	1	_	Ι.	ï	ā	!	ı"	•		_	-	_	2	<del> </del>	<del>-</del>				
		loen /	Yek I	netr-	Hir	6															
HLIUM		PC (SP + 1, SF), PS (SP - 3, SP + 2). PSW (SP - 5, SP + 4), SP + SP - 6	Т	1	1 (	1 1	1	0	ī	' '	•	ī	ı	1 2	: 27/09	ž	' 3 :	Я	Н	F	ł F.
CALLA	IUILB	$\begin{array}{l} (SP + 1, S + 2) \leftrightarrow PSW, (SP + 2, SP + 2) \\ \leftrightarrow PS, (SP + 1, SP + 6) \leftrightarrow PC, SP \leftrightarrow SP + 6 \\ (PC \leftrightarrow 1, PC \leftrightarrow (1, 24 + 1, 1) + 2) \\ (PS \leftrightarrow (1, 24 + 3, 1) \times (4 + 2), r + r + r + r + r + r + r + r + r + r $	1		L		1	u	1	. 1	1	0	1	1 2	1 (08/58	s					

Unit: mm

## Package Outline

