



AN 775: Generating Initial I/O Timing Data

for Intel FPGAs

Updated for Intel® Quartus® Prime Design Suite: **19.3**



Online Version

Send Feedback

AN-775

ID: **683103**

Version: **2019.12.08**



Contents

1. AN 775: Generating Initial I/O Timing Data for Intel FPGAs.....	3
1.1. Step 1: Synthesize a Flip-flop for the Target Intel FPGA Device.....	4
1.2. Step 2: Define I/O Standard and Pin Locations	5
1.3. Step 3: Specify Device Operating Conditions.....	6
1.4. Step 4: View I/O Timing in Datasheet Report.....	6
1.5. Scripted I/O Timing Data Generation.....	8
1.6. AN 775: Generating Initial I/O Timing Data Document Revision History.....	9

1. AN 775: Generating Initial I/O Timing Data for Intel FPGAs

You can generate initial I/O timing data for Intel FPGA devices using the Intel® Quartus® Prime software GUI or Tcl commands. Initial I/O timing data is useful for early pin planning and PCB design. You can generate initial timing data for the following relevant timing parameters to adjust the design timing budget when considering I/O standards and pin placement.

Table 1. I/O Timing Parameters

Timing Parameter	Description
Input setup time (t_{SU}) Input hold time (t_H)	<p>Figure 1. t_{SU} and t_H Timing Parameters</p>  <p> t_{SU} = input pin to input register data delay + input register micro setup time - input pin to input register clock delay </p> <p> t_H = - input pin to input register data delay + input register micro hold time + input pin to input register clock delay </p>
Clock to output delay (t_{CO})	<p>Figure 2. t_{CO} Timing Parameters</p>  <p> t_{CO} = + clock pad to output register delay + output register clock-to-output delay + output register to output pin delay </p>


Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

*Other names and brands may be claimed as the property of others.

Generating initial I/O timing information includes the following steps:

- [Step 1: Synthesize a Flip-flop for the Target Intel FPGA Device](#) on page 4
- [Step 2: Define I/O Standard and Pin Locations](#) on page 5
- [Step 3: Specify Device Operating Conditions](#) on page 6
- [Step 4: View I/O Timing in Datasheet Report](#) on page 6

Figure 3. I/O Timing Data Generation Flow




1.1. Step 1: Synthesize a Flip-flop for the Target Intel FPGA Device

Follow these steps to define and synthesize the minimum flip-flop logic to generate initial I/O timing data:

1. Create a new project in Intel Quartus Prime Pro Edition software version 19.3.
2. Click **Assignments** ► **Device**, specify your target device **Family** and a **Target device**. For example, select the **AGFA014R24** Intel Agilex™ FPGA.
3. Click **File** ► **New** and create a **Block Diagram/Schematic File**.
4. To add components to the schematic, click the **Symbol Tool** button.

Figure 4. Insert Pins and Wires in Block Editor



Related Information


- [I/O Standards Definition](#)
- [Managing Device I/O Pins](#)

1.3. Step 3: Specify Device Operating Conditions

Follow these steps to update the timing netlist and set operating conditions for timing analysis following full compilation:


1. Click **Tools** ► **Timing Analyzer**.
2. In the **Task** pane, double-click **Update Timing Netlist**. The timing netlist updates with full compilation timing information that accounts for the pin constraints you make.

Figure 7. Task Pane in the Timing Analyzer



3. Under **Set Operating Conditions**, select one of the available timing models, such as **Slow vid3 100C Model** or **Fast vid3 100C Model**.

Figure 8. Set Operating Conditions in the Timing Analyzer




1.4. Step 4: View I/O Timing in Datasheet Report

Generate the Datasheet Report in the Timing Analyzer to view the timing parameter values.

1. In the Timing Analyzer, click **Reports** ► **Datasheet** ► **Report Datasheet**.
2. Click **OK**.

Figure 9. Datasheet Report in Timing Analyzer



The **Setup Times**, **Hold Times**, and **Clock to Output Times** reports appear under the **Datasheet Report** folder in the **Report** pane.

3. Click each report to view the **Rise** and **Fall** parameter values.
4. For a conservative timing approach, specify the maximum absolute value.

Example 1. Determining I/O Timing Parameters from the Datasheet Report

In the following example **Setup Times** report, the fall time is greater than the rise time, therefore $t_{SU}=t_{fall}$.

Figure 10. Setup Times Report

Setup Times						
Show:	All	Hide	Q <<Filter>>			
	Data Port	Clock Port	Rise	Fall	Clock Edge	Clock Reference
1	Input_data	Clock	7.237	7.394	Rise	Clock

In the following example **Hold Times** report, the absolute value of the fall time is greater than the absolute value of the rise time, therefore $t_H=t_{fall}$.

Figure 11. Hold Times Report

Hold Times						
Show:	Visible	Hide	Q <<Filter>>			
	Data Port	Clock Port	Rise	Fall	Clock Edge	Clock Reference
1	Input_data	Clock	-4.518	-4.618	Rise	Clock

In the following example **Clock to Output Times** report, the absolute value of the fall time is greater than the absolute value of the rise time, therefore $t_{CO}=t_{fall}$.

Figure 12. Clock to Output Times Report

Clock to Output Times						
Show:	Visible	Hide	Q <<Filter>>			
	Data Port	Clock Port	Rise	Fall	Clock Edge	Clock Reference
1	Output_data	Clock	6.765	6.772	Rise	Clock

Related Information

- [Timing Analyzer Quick-Start Tutorial](#)

- [Intel Quartus Prime Pro Edition User Guide: Timing Analyzer](#)
- [How To Video: Introduction to Timing Analyzer](#)

1.5. Scripted I/O Timing Data Generation

You can use a Tcl script to generate I/O timing information with or without using the Intel Quartus Prime software user interface. The scripted approach generates text-based I/O timing parameter data for supported I/O standards.

Note: The scripted method is available only for Linux* platforms.

Follow these steps to generate I/O timing information reflecting multiple I/O standards for Intel Agilex, Intel Stratix® 10, and Intel Arria® 10 devices:

1. Download the appropriate Intel Quartus Prime project archive file for your target device family:
 - Intel Agilex devices—https://www.intel.com/content/dam/www/programmable/us/en/others/literature/an/io_timing_agilex_latest.qar
 - Intel Stratix 10 devices—https://www.intel.com/content/dam/www/programmable/us/en/others/literature/an/io_timing_stratix10.qar
 - Intel Arria 10 devices—https://www.intel.com/content/dam/www/programmable/us/en/others/literature/an/io_timing_arria10.qar
2. To restore the .qar project archive, launch the Intel Quartus Prime Pro Edition software and click **Project > Restore Archived Project**. Alternatively, run the following command line equivalent without launching the GUI:

```
quartus_sh --restore <archive file>
```

The `io_timing_<device>_restored` directory now contains the `qdb` subfolder and various files.

3. To run the script with the Intel Quartus Prime Timing Analyzer, run the following command:

```
quartus_sta -t <device>.tcl
```

Wait for completion. The script execution may require 8 hours or more because each change on I/O standard or pin location requires design recompilation.

4. To view the timing parameter values, open the generated text files in `timing_files`, with names such as `timing_tsuthtco_<device>_<speed>_<IO_standard>.txt`.

Related Information

- [Command Line Scripting](#)
- [::QUARTUS::STA Tcl Package](#)

1.6. AN 775: Generating Initial I/O Timing Data Document Revision History

Document Version	Intel Quartus Prime Version	Changes
2019.12.08	19.3	<ul style="list-style-type: none">Revised title to reflect content.Added support for Intel Stratix 10 and Intel Agilex FPGAs.Added step numbers to flow.Added timing parameter diagrams.Updated screenshots to reflect latest version.Updated links to related documents.Applied latest product naming and style conventions.
2016.10.31	16.1	<ul style="list-style-type: none">First public release.