

RL78/G23

User's Manual: Hardware

16-Bit Single-Chip Microcontrollers

All information contained in these materials, including products and product specifications, represents information on the product at the time of publication and is subject to change by Renesas Electronics Corp. without notice. Please review the latest information published by Renesas Electronics Corp. through various means, including the Renesas Electronics Corp. website (<http://www.renesas.com>).

Notice

1. Descriptions of circuits, software and other related information in this document are provided only to illustrate the operation of semiconductor products and application examples. You are fully responsible for the incorporation or any other use of the circuits, software, and information in the design of your product or system. Renesas Electronics disclaims any and all liability for any losses and damages incurred by you or third parties arising from the use of these circuits, software, or information.
2. Renesas Electronics hereby expressly disclaims any warranties against and liability for infringement or any other claims involving patents, copyrights, or other intellectual property rights of third parties, by or arising from the use of Renesas Electronics products or technical information described in this document, including but not limited to, the product data, drawings, charts, programs, algorithms, and application examples.
3. No license, express, implied or otherwise, is granted hereby under any patents, copyrights or other intellectual property rights of Renesas Electronics or others.
4. You shall be responsible for determining what licenses are required from any third parties, and obtaining such licenses for the lawful import, export, manufacture, sales, utilization, distribution or other disposal of any products incorporating Renesas Electronics products, if required.
5. You shall not alter, modify, copy, or reverse engineer any Renesas Electronics product, whether in whole or in part. Renesas Electronics disclaims any and all liability for any losses or damages incurred by you or third parties arising from such alteration, modification, copying or reverse engineering.
6. Renesas Electronics products are classified according to the following two quality grades: "Standard" and "High Quality". The intended applications for each Renesas Electronics product depends on the product's quality grade, as indicated below.

"Standard": Computers; office equipment; communications equipment; test and measurement equipment; audio and visual equipment; home electronic appliances; machine tools; personal electronic equipment; industrial robots; etc.

"High Quality": Transportation equipment (automobiles, trains, ships, etc.); traffic control (traffic lights); large-scale communication equipment; key financial terminal systems; safety control equipment; etc.

Unless expressly designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not intended or authorized for use in products or systems that may pose a direct threat to human life or bodily injury (artificial life support devices or systems; surgical implantations; etc.), or may cause serious property damage (space system; undersea repeaters; nuclear power control systems; aircraft control systems; key plant systems; military equipment; etc.). Renesas Electronics disclaims any and all liability for any damages or losses incurred by you or any third parties arising from the use of any Renesas Electronics product that is inconsistent with any Renesas Electronics data sheet, user's manual or other Renesas Electronics document.

7. No semiconductor product is absolutely secure. Notwithstanding any security measures or features that may be implemented in Renesas Electronics hardware or software products, Renesas Electronics shall have absolutely no liability arising out of any vulnerability or security breach, including but not limited to any unauthorized access to or use of a Renesas Electronics product or a system that uses a Renesas Electronics product. RENESAS ELECTRONICS DOES NOT WARRANT OR GUARANTEE THAT RENESAS ELECTRONICS PRODUCTS, OR ANY SYSTEMS CREATED USING RENESAS ELECTRONICS PRODUCTS WILL BE INVULNERABLE OR FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION ("Vulnerability Issues"). RENESAS ELECTRONICS DISCLAIMS ANY AND ALL RESPONSIBILITY OR LIABILITY ARISING FROM OR RELATED TO ANY VULNERABILITY ISSUES. FURTHERMORE, TO THE EXTENT PERMITTED BY APPLICABLE LAW, RENESAS ELECTRONICS DISCLAIMS ANY AND ALL WARRANTIES, EXPRESS OR IMPLIED, WITH RESPECT TO THIS DOCUMENT AND ANY RELATED OR ACCOMPANYING SOFTWARE OR HARDWARE, INCLUDING BUT NOT LIMITED TO THE IMPLIED WARRANTIES OF MERCHANTABILITY, OR FITNESS FOR A PARTICULAR PURPOSE.
8. When using Renesas Electronics products, refer to the latest product information (data sheets, user's manuals, application notes, "General Notes for Handling and Using Semiconductor Devices" in the reliability handbook, etc.), and ensure that usage conditions are within the ranges specified by Renesas Electronics with respect to maximum ratings, operating power supply voltage range, heat dissipation characteristics, installation, etc. Renesas Electronics disclaims any and all liability for any malfunctions, failure or accident arising out of the use of Renesas Electronics products outside of such specified ranges.
9. Although Renesas Electronics endeavors to improve the quality and reliability of Renesas Electronics products, semiconductor products have specific characteristics, such as the occurrence of failure at a certain rate and malfunctions under certain use conditions. Unless designated as a high reliability product or a product for harsh environments in a Renesas Electronics data sheet or other Renesas Electronics document, Renesas Electronics products are not subject to radiation resistance design. You are responsible for implementing safety measures to guard against the possibility of bodily injury, injury or damage caused by fire, and/or danger to the public in the event of a failure or malfunction of Renesas Electronics products, such as safety design for hardware and software, including but not limited to redundancy, fire control and malfunction prevention, appropriate treatment for aging degradation or any other appropriate measures. Because the evaluation of microcomputer software alone is very difficult and impractical, you are responsible for evaluating the safety of the final products or systems manufactured by you.
10. Please contact a Renesas Electronics sales office for details as to environmental matters such as the environmental compatibility of each Renesas Electronics product. You are responsible for carefully and sufficiently investigating applicable laws and regulations that regulate the inclusion or use of controlled substances, including without limitation, the EU RoHS Directive, and using Renesas Electronics products in compliance with all these applicable laws and regulations. Renesas Electronics disclaims any and all liability for damages or losses occurring as a result of your noncompliance with applicable laws and regulations.
11. Renesas Electronics products and technologies shall not be used for or incorporated into any products or systems whose manufacture, use, or sale is prohibited under any applicable domestic or foreign laws or regulations. You shall comply with any applicable export control laws and regulations promulgated and administered by the governments of any countries asserting jurisdiction over the parties or transactions.
12. It is the responsibility of the buyer or distributor of Renesas Electronics products, or any other party who distributes, disposes of, or otherwise sells or transfers the product to a third party, to notify such third party in advance of the contents and conditions set forth in this document.
13. This document shall not be reprinted, reproduced or duplicated in any form, in whole or in part, without prior written consent of Renesas Electronics.
14. Please contact a Renesas Electronics sales office if you have any questions regarding the information contained in this document or Renesas Electronics products.

(Note1) "Renesas Electronics" as used in this document means Renesas Electronics Corporation and also includes its directly or indirectly controlled subsidiaries.

(Note2) "Renesas Electronics product(s)" means any product developed or manufactured by or for Renesas Electronics.

(Rev.5.0-1 October 2020)

Corporate Headquarters

TOYOSU FORESIA, 3-2-24 Toyosu,
Koto-ku, Tokyo 135-0061, Japan
www.renesas.com

Trademarks

Renesas and the Renesas logo are trademarks of Renesas Electronics Corporation. All trademarks and registered trademarks are the property of their respective owners.

Contact Information

For further information on a product, technology, the most up-to-date version of a document, or your nearest sales office, please visit:
www.renesas.com/contact/

General Precautions in the Handling of Microprocessing Unit and Microcontroller Unit Products

The following usage notes are applicable to all Microprocessing unit and Microcontroller unit products from Renesas. For detailed usage notes on the products covered by this document, refer to the relevant sections of the document as well as any technical updates that have been issued for the products.

1. Precaution against Electrostatic Discharge (ESD)

A strong electrical field, when exposed to a CMOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop the generation of static electricity as much as possible, and quickly dissipate it when it occurs. Environmental control must be adequate. When it is dry, a humidifier should be used. This is recommended to avoid using insulators that can easily build up static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work benches and floors must be grounded. The operator must also be grounded using a wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions must be taken for printed circuit boards with mounted semiconductor devices.

2. Processing at power-on

The state of the product is undefined at the time when power is supplied. The states of internal circuits in the LSI are indeterminate and the states of register settings and pins are undefined at the time when power is supplied. In a finished product where the reset signal is applied to the external reset pin, the states of pins are not guaranteed from the time when power is supplied until the reset process is completed. In a similar way, the states of pins in a product that is reset by an on-chip power-on reset function are not guaranteed from the time when power is supplied until the power reaches the level at which resetting is specified.

3. Input of signal during power-off state

Do not input signals or an I/O pull-up power supply while the device is powered off. The current injection that results from input of such a signal or I/O pull-up power supply may cause malfunction and the abnormal current that passes in the device at this time may cause degradation of internal elements. Follow the guideline for input signal during power-off state as described in your product documentation.

4. Handling of unused pins

Handle unused pins in accordance with the directions given under handling of unused pins in the manual. The input pins of CMOS products are generally in the high-impedance state. In operation with an unused pin in the open-circuit state, extra electromagnetic noise is induced in the vicinity of the LSI, an associated shoot-through current flows internally, and malfunctions occur due to the false recognition of the pin state as an input signal become possible.

5. Clock signals

After applying a reset, only release the reset line after the operating clock signal becomes stable. When switching the clock signal during program execution, wait until the target clock signal is stabilized. When the clock signal is generated with an external resonator or from an external oscillator during a reset, ensure that the reset line is only released after full stabilization of the clock signal. Additionally, when switching to a clock signal produced with an external resonator or by an external oscillator while program execution is in progress, wait until the target clock signal is stable.

6. Voltage application waveform at input pin

Waveform distortion due to input noise or a reflected wave may cause malfunction. If the input of the CMOS device stays in the area between V_{IL} (Max.) and V_{IH} (Min.) due to noise, for example, the device may malfunction. Take care to prevent chattering noise from entering the device when the input level is fixed, and also in the transition period when the input level passes through the area between V_{IL} (Max.) and V_{IH} (Min.).

7. Prohibition of access to reserved addresses

Access to reserved addresses is prohibited. The reserved addresses are provided for possible future expansion of functions. Do not access these addresses as the correct operation of the LSI is not guaranteed.

8. Differences between products

Before changing from one product to another, for example to a product with a different part number, confirm that the change will not lead to problems. The characteristics of a microprocessing unit or microcontroller unit products in the same group but having a different part number might differ in terms of internal memory capacity, layout pattern, and other factors, which can affect the ranges of electrical characteristics, such as characteristic values, operating margins, immunity to noise, and amount of radiated noise. When changing to a product with a different part number, implement a system-evaluation test for the given product.

How to Use This Manual

Readers

This manual is intended for user engineers who wish to understand the functions of the RL78/G23 and design and develop application systems and programs for these devices.
The target products are as follows.

- 30-pin: R7F100GAx (x = F, G, H, J)
 - 32-pin: R7F100GBx (x = F, G, H, J)
 - 36-pin: R7F100GCx (x = F, G, H, J)^{Note}
 - 40-pin: R7F100GEx (x = F, G, H, J)^{Note}
 - 44-pin: R7F100GFx (x = F, G, H, J, K, L, N)
 - 48-pin: R7F100GGx
(x = F, G, H, J, K, L, N)^{Note}
- 52-pin: R7F100GJx (x = F, G, H, J, K, L, N)
 - 64-pin: R7F100GLx
(x = F, G, H, J, K, L, N)^{Note}
 - 80-pin: R7F100GMx (x = G, H, J, K, L, N)
 - 100-pin: R7F100GPx (x = G, H, J, K, L, N)
 - 128-pin: R7F100GSx (x = J, K, L, N)

Note The 36-pin plastic WFLGA, 40-pin plastic HWQFN, 48-pin plastic HWQFN, and 64-pin plastic WFLGA products are in planning. Contact a Renesas Electronics sales office for details.

Purpose

This manual is intended to give users an understanding of the functions described in the **Organization** below.

Organization

The RL78/G23 manual is separated into two parts: this manual and the software edition (common to the RL78 family).

RL78/G23 User's Manual Hardware (This Manual) • Pin functions • Internal block functions • Interrupts • Other on-chip peripheral functions • Electrical specifications	RL78 Family User's Manual Software • CPU functions • Instruction set • Explanation of each instruction

How to Read This Manual It is assumed that the readers of this manual have general knowledge of electrical engineering, logic circuits, and microcontrollers.

- To gain a general understanding of functions:
 - Read this manual in the order of the **CONTENTS**. The mark "<R>" shows major revised points. The revised points can be easily searched by copying an "<R>" in the PDF file and specifying it in the "Find what:" field.
- How to interpret the register format:
 - For a bit number enclosed in angle brackets, the bit name is defined as a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler.
- To know details of the RL78/G23 Microcontroller instructions:
 - Refer to the separate document **RL78 Family User's Manual: Software (R01US0015E)**.

Conventions

Data significance:	Higher digits on the left and lower digits on the right
Active low representations:	$\overline{\text{xxx}}$ (overscore over pin and signal name)
Note:	Footnote for item marked with Note in the text
Caution:	Information requiring particular attention
Remark:	Supplementary information
Numerical representations:	Binary.....xxxx or xxxxB
	Decimal.....xxxx
	Hexadecimal xxxxH

Related Documents The related documents indicated in this publication may include preliminary versions. However, preliminary versions are not marked as such.

Documents Related to Devices

Document Name	Document No.
RL78/G23 User's Manual Hardware	This manual
RL78 Family User's Manual Software	R01US0015E

Documents Related to Flash Memory Programming (User's Manual)

Document Name	Document No.
PG-FP6 Flash Memory Programmer User's Manual	R20UT4025E
E2 Emulator User's Manual	R20UT3538E
E2 Lite Emulator User's Manual	R20UT3240E
Renesas Flash Programmer Flash Memory Programming Software User's Manual	R20UT4066E
Renesas Flash Development Toolkit User's Manual	R20UT0508E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

Other Documents

Document Name	Document No.
Renesas Microcontrollers RL78 Family	R01CP0003E
Semiconductor Package Mount Manual	R50ZZ0003E
Semiconductor Reliability Handbook	R51ZZ0001E

Caution The related documents listed above are subject to change without notice. Be sure to use the latest version of each document when designing.

All trademarks and registered trademarks are the property of their respective owners.

EEPROM is a trademark of Renesas Electronics Corporation.

SuperFlash is a registered trademark of Silicon Storage Technology, Inc. in several countries including the United States and Japan.

Caution: This product uses SuperFlash® technology licensed from Silicon Storage Technology, Inc.

CONTENTS

1.	OUTLINE	1
1.1	Features	1
1.2	List of Part Numbers	5
1.3	Pin Configuration (Top View)	9
1.3.1	30-pin products	9
1.3.2	32-pin products	10
1.3.3	36-pin products	11
1.3.4	40-pin products	12
1.3.5	44-pin products	13
1.3.6	48-pin products	14
1.3.7	52-pin products	15
1.3.8	64-pin products	16
1.3.9	80-pin products	19
1.3.10	100-pin products	20
1.3.11	128-pin products	22
1.4	Pin Identification	23
1.5	Block Diagram	24
1.6	Outline of Functions	25
2.	PIN FUNCTIONS	31
2.1	Functions of Port Pins	31
2.1.1	30-pin products	32
2.1.2	32-pin products	34
2.1.3	36-pin products	36
2.1.4	40-pin products	38
2.1.5	44-pin products	40
2.1.6	48-pin products	42
2.1.7	52-pin products	44
2.1.8	64-pin products	47
2.1.9	80-pin products	50
2.1.10	100-pin products	53
2.1.11	128-pin products	57
2.2	Pin Functions other than Port Pin Functions	61
2.2.1	Functions for each product	61
2.2.2	Description of pin functions	68
2.3	Connection of Unused Pins	70
2.4	Block Diagrams of Pins	71
3.	CPU ARCHITECTURE	108
3.1	Memory Space	109
3.1.1	Internal program memory space	119
3.1.2	Mirror area	123
3.1.3	Internal data memory space	125
3.1.4	Special function register (SFR) area	126
3.1.5	Extended special function register (2nd SFR: 2nd special function register) area	126

3.1.6	Data memory addressing	127
3.2	Processor Registers	128
3.2.1	Control registers	128
3.2.2	General-purpose registers	130
3.2.3	ES and CS registers	131
3.2.4	Special function registers (SFRs)	132
3.2.5	Extended special function registers (2nd SFRs)	137
3.3	Instruction Address Addressing	153
3.3.1	Relative addressing	153
3.3.2	Immediate addressing	153
3.3.3	Table indirect addressing	154
3.3.4	Register indirect addressing	155
3.4	Addressing for Processing Data Addresses	156
3.4.1	Implied addressing	156
3.4.2	Register addressing	157
3.4.3	Direct addressing	158
3.4.4	Short direct addressing	159
3.4.5	SFR addressing	160
3.4.6	Register indirect addressing	161
3.4.7	Based addressing	162
3.4.8	Based indexed addressing	165
3.4.9	Stack addressing	166
4.	PORT FUNCTIONS	169
4.1	Port Functions	169
4.2	Port Configuration	169
4.2.1	Port 0	171
4.2.2	Port 1	171
4.2.3	Port 2	172
4.2.4	Port 3	172
4.2.5	Port 4	172
4.2.6	Port 5	173
4.2.7	Port 6	173
4.2.8	Port 7	173
4.2.9	Port 8	174
4.2.10	Port 9	174
4.2.11	Port 10	174
4.2.12	Port 11	174
4.2.13	Port 12	175
4.2.14	Port 13	175
4.2.15	Port 14	176
4.2.16	Port 15	176
4.3	Registers to Control the Port Function	177
4.3.1	Port mode registers (PMxx)	185
4.3.2	Port registers (Pxx)	186
4.3.3	Pull-up resistor option registers (PUxx)	187
4.3.4	Port input mode registers (PIMxx)	188
4.3.5	Port output mode registers (POMxx)	189
4.3.6	Port digital input disable registers (PDIDISxx)	190

4.3.7	Port mode control A registers (PMCAxx)	191
4.3.8	Port mode control T registers (PMCTxx)	192
4.3.9	Port mode control E registers (PMCExx)	193
4.3.10	Peripheral I/O redirection register (PIOR)	194
4.3.11	Global digital input disable register (GDIDIS)	196
4.3.12	Output current control enable register (CCDE)	197
4.3.13	Output current select registers (CCSx)	199
4.3.14	40-mA port output control register (PTDC)	200
4.3.15	Port function output enable registers (PFOEx)	202
4.3.16	Port mode select register (PMS)	203
4.4	Port Function Operations	204
4.4.1	Writing to I/O port	204
4.4.2	Reading from I/O port	204
4.4.3	Operations on I/O port	204
4.4.4	Handling different potential (1.8 V, 2.5 V, or 3 V) by using $EVDD \leq VDD$	204
4.4.5	Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers	205
4.5	Register Settings When Using Alternate Function	208
4.5.1	Basic concept when using alternate function	208
4.5.2	Register settings for alternate function whose output function is not used	210
4.5.3	Register settings and port pin state	211
4.5.4	Examples of register settings for port and alternate functions	211
4.6	Cautions When Using Port Function	248
4.6.1	Cautions on 1-bit manipulation instruction for port register n (Pn)	248
4.6.2	Notes on specifying the pin settings	249
5.	OPERATION STATE CONTROL	250
5.1	Configuration of Operation State Control	250
5.2	Registers to Control the Operation State Control	252
5.2.1	Flash operating mode select register (FLMODE)	252
5.2.2	Flash operating mode protect register (FLMWRP)	254
5.3	Initial Setting of Flash Operation Modes	255
5.4	Transitions between Flash Operation Modes	256
5.5	Details of Flash Operation Modes	257
5.5.1	Details of HS (high-speed main) mode	257
5.5.2	Details of LS (low-speed main) mode	258
5.5.3	Details of LP (low-power main) mode	259
5.5.4	Details on SUB mode	260
6.	CLOCK GENERATOR	261
6.1	Functions of Clock Generator	261
6.2	Configuration of Clock Generator	263
6.3	Registers to Control the Clock Generator	266
6.3.1	Clock operation mode control register (CMC)	267
6.3.2	System clock control register (CKC)	270
6.3.3	Clock operation status control register (CSC)	272
6.3.4	Oscillation stabilization time counter status register (OSTC)	273
6.3.5	Oscillation stabilization time select register (OSTS)	275
6.3.6	Peripheral enable registers 0, 1 (PER0, PER1)	277
6.3.7	Subsystem clock supply mode control register (OSMC)	282

6.3.8	Subsystem clock select register (CKSEL)	284
6.3.9	High-speed on-chip oscillator frequency select register (HOCODIV)	285
6.3.10	Middle-speed on-chip oscillator frequency select register (MOCODIV)	286
6.3.11	High-speed system clock division register (MOSCDIV)	287
6.3.12	High-speed on-chip oscillator trimming register (HIOTRM)	288
6.3.13	Middle-speed on-chip oscillator trimming register (MIOTRM)	289
6.3.14	Low-speed on-chip oscillator trimming register (LIOTRM)	290
6.3.15	Standby mode release setting register (WKUPMD)	291
6.4	System Clock Oscillator	292
6.4.1	X1 oscillator	292
6.4.2	XT1 oscillator	292
6.4.3	High-speed on-chip oscillator	296
6.4.4	Middle-speed on-chip oscillator	296
6.4.5	Low-speed on-chip oscillator	296
6.5	Operations of the Clock Generator	297
6.6	Controlling Clocks	299
6.6.1	Example of setting the high-speed on-chip oscillator	299
6.6.2	Example of setting the X1 oscillator clock	301
6.6.3	Example of setting the XT1 oscillator clock	302
6.6.4	State transitions of the CPU clock	303
6.6.5	Conditions before changing the CPU clock and processing after changing the CPU clock	308
6.6.6	Time required for switchover of the CPU clock and main system clock	313
6.6.7	Conditions before clock oscillation is stopped	315
6.7	Resonator and Oscillator Constants	316
7.	TIMER ARRAY UNIT (TAU)	317
7.1	Functions of Timer Array Unit	319
7.1.1	Independent channel operation function	319
7.1.2	Simultaneous channel operation function	321
7.1.3	8-bit timer operation function (channels 1 and 3 only)	322
7.1.4	LIN-bus supporting function (channel 7 of unit 0 only)	322
7.2	Configuration of Timer Array Unit	323
7.2.1	Timer counter register mn (TCRmn)	329
7.2.2	Timer data register mn (TDRmn)	331
7.3	Registers to Control the Timer Array Unit	332
7.3.1	Peripheral enable register 0 (PER0)	333
7.3.2	Peripheral reset control register 0 (PRR0)	334
7.3.3	Timer clock select register m (TPSm)	335
7.3.4	Timer mode register mn (TMRmn)	339
7.3.5	Timer status register mn (TSRmn)	347
7.3.6	Timer channel enable status register m (TEm)	348
7.3.7	Timer channel start register m (TSM)	349
7.3.8	Timer channel stop register m (TTm)	351
7.3.9	Timer input select register 0 (TIS0)	352
7.3.10	Timer input select register 1 (TIS1)	353
7.3.11	Timer output enable register m (TOEm)	354
7.3.12	Timer output register m (TOM)	355
7.3.13	Timer output level register m (TOLm)	356

7.3.14	Timer output mode register m (TOMm)	357
7.3.15	Input switch control register (ISC)	358
7.3.16	Noise filter enable registers 1, 2 (NFEN1, NFEN2)	359
7.3.17	Registers controlling port functions of pins to be used for timer I/O	363
7.4	Basic Rules of Timer Array Unit	364
7.4.1	Basic rules of simultaneous channel operation function	364
7.4.2	Basic rules of 8-bit timer operation function (channels 1 and 3 only)	366
7.5	Operations of Counters	367
7.5.1	Count clock (fTCLK)	367
7.5.2	Timing of the start of counting	369
7.5.3	Operations of Counters	370
7.6	Channel Output (TOMn Pin) Control	375
7.6.1	TOMn pin output circuit configuration	375
7.6.2	TOMn pin output setting	376
7.6.3	Cautions on channel output operation	377
7.6.4	Collective manipulation of TOMn bit	383
7.6.5	Timer interrupts and TOMn outputs when counting is started	384
7.7	Timer Input (TImn) Control	385
7.7.1	TImn input circuit configuration	385
7.7.2	Noise filter	385
7.7.3	Cautions on channel input operation	386
7.8	Independent Channel Operation Function of Timer Array Unit	387
7.8.1	Operation as an interval timer or for square wave output	387
7.8.2	Operation as an external event counter	391
7.8.3	Operation as a frequency divider (channel 0 of unit 0 only)	395
7.8.4	Operation for input pulse interval measurement	400
7.8.5	Operation for input signal high-/low-level width measurement	405
7.8.6	Operation as a delay counter	409
7.9	Simultaneous Channel Operation Function of Timer Array Unit	413
7.9.1	Operation for the one-shot pulse output function	413
7.9.2	Operation for the PWM function	420
7.9.3	Operation for the multiple PWM output function	427
7.10	Cautions When Using Timer Array Unit	435
7.10.1	Cautions when using timer output	435
7.10.2	Point for caution when a timer output is to be used as an event input for the ELCL	435
8.	REALTIME CLOCK (RTC)	436
8.1	Functions of Realtime Clock	436
8.2	Configuration of the Realtime Clock	437
8.3	Registers to Control the Realtime Clock	439
8.3.1	Peripheral enable register 0 (PER0)	440
8.3.2	Subsystem clock supply mode control register (OSMC)	441
8.3.3	Realtime clock control register 0 (RTCC0)	442
8.3.4	Realtime clock control register 1 (RTCC1)	444
8.3.5	Second count register (SEC)	446
8.3.6	Minute count register (MIN)	446
8.3.7	Hour count register (HOUR)	447
8.3.8	Day count register (DAY)	449
8.3.9	Day-of-week count register (WEEK)	450

8.3.10	Month count register (MONTH)	451
8.3.11	Year count register (YEAR)	451
8.3.12	Time error correction register (SUBCUD)	452
8.3.13	Alarm minute register (ALARMWM)	453
8.3.14	Alarm hour register (ALARMWH)	453
8.3.15	Alarm day-of-week register (ALARMWW)	454
8.3.16	Port mode register 3 (PM3)	454
8.3.17	Port register 3 (P3)	455
8.4	Operations of the Realtime Clock	456
8.4.1	Starting the Realtime Clock Operation	456
8.4.2	Shifting to HALT or STOP mode after starting operation	457
8.4.3	Reading from and writing to the counters of the realtime clock	458
8.4.4	Setting alarm by the realtime clock	460
8.4.5	1 Hz output by the realtime clock	461
8.4.6	Example of time error correction by the realtime clock	462
9.	32-BIT INTERVAL TIMER (TML32)	467
9.1	Overview	467
9.2	Registers to Control the 32-bit Interval Timer	469
9.2.1	Peripheral enable register 1 (PER1)	470
9.2.2	Peripheral reset control register 1 (PRR1)	471
9.2.3	Interval timer compare registers 0mn (ITLCMP0mn) (mn = 00, 01, 12, 13)	472
9.2.4	Interval timer compare registers 0n (ITLCMP0n) (n = 0, 1)	472
9.2.5	Interval timer capture register 00 (ITLCAP00)	473
9.2.6	Interval timer control register (ITLCTL0)	474
9.2.7	Interval timer clock select register 0 (ITLCSEL0)	476
9.2.8	Interval timer frequency division register 0 (ITLFDIV00)	477
9.2.9	Interval timer frequency division register 1 (ITLFDIV01)	479
9.2.10	Interval timer capture control register 0 (ITLCC0)	481
9.2.11	Interval timer status register (ITLS0)	483
9.2.12	Interval timer match detection mask register (ITLMKF0)	485
9.3	Operation	486
9.3.1	Counter mode settings	486
9.3.2	Capture mode settings	489
9.3.3	Timer operation	490
9.3.4	Capture operation	491
9.3.5	Interval timer setting procedures	493
9.3.6	Points for caution when the 32-bit interval timer is to be used	497
10.	CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER (PCLBUZ)	499
10.1	Functions of Clock Output/Buzzer Output Controller	499
10.2	Configuration of Clock Output/Buzzer Output Controller	501
10.3	Registers to Control the Clock Output/Buzzer Output Controller	501
10.3.1	Clock output select registers n (CKSn)	501
10.3.2	Registers controlling port functions of pins to be used for clock or buzzer output	503
10.4	Operations of the Clock Output/Buzzer Output Controller	504
10.4.1	Operation of Output Pins	504
10.5	Point for Caution when the Clock Output/Buzzer Output Controller is to be Used	504

11.	WATCHDOG TIMER (WDT)	505
11.1	Functions of Watchdog Timer	505
11.2	Configuration of Watchdog Timer	506
11.3	Register to Control the Watchdog Timer	507
11.3.1	Watchdog timer enable register (WDTE)	507
11.4	Operation of Watchdog Timer	508
11.4.1	Controlling operation of watchdog timer	508
11.4.2	Setting overflow time of watchdog timer	509
11.4.3	Setting window open period of watchdog timer	510
11.4.4	Setting watchdog timer interval interrupt	512
12.	A/D CONVERTER (ADC)	513
12.1	Function of A/D Converter	513
12.2	Configuration of A/D Converter	516
12.3	Registers to Control the A/D Converter	518
12.3.1	Peripheral enable register 0 (PER0)	519
12.3.2	Peripheral reset control register 0 (PRR0)	520
12.3.3	A/D converter mode register 0 (ADM0)	521
12.3.4	A/D converter mode register 1 (ADM1)	538
12.3.5	A/D converter mode register 2 (ADM2)	539
12.3.6	12-bit/10-bit A/D conversion result register (ADCRn)	543
12.3.7	8-bit A/D conversion result register (ADCRnH)	544
12.3.8	Analog input channel specification register (ADS)	545
12.3.9	Conversion result comparison upper limit setting register (ADUL)	548
12.3.10	Conversion result comparison lower limit setting register (ADLL)	548
12.3.11	A/D test register (ADTES)	549
12.3.12	Registers controlling port function of analog input pins	550
12.4	A/D Converter Operations	551
12.5	Input Voltage and Conversion Results	553
12.6	A/D Converter Operation Modes	554
12.6.1	Software trigger no-wait mode (select mode, sequential conversion mode)	554
12.6.2	Software trigger no-wait mode (select mode, one-shot conversion mode)	555
12.6.3	Software trigger no-wait mode (scan mode, sequential conversion mode)	556
12.6.4	Software trigger no-wait mode (scan mode, one-shot conversion mode)	557
12.6.5	Software trigger wait mode (select mode, sequential conversion mode)	558
12.6.6	Software trigger wait mode (select mode, one-shot conversion mode)	559
12.6.7	Software trigger wait mode (scan mode, sequential conversion mode)	560
12.6.8	Software trigger wait mode (scan mode, one-shot conversion mode)	561
12.6.9	Hardware trigger no-wait mode (select mode, sequential conversion mode)	562
12.6.10	Hardware trigger no-wait mode (select mode, one-shot conversion mode)	563
12.6.11	Hardware trigger no-wait mode (scan mode, sequential conversion mode)	564
12.6.12	Hardware trigger no-wait mode (scan mode, one-shot conversion mode)	565
12.6.13	Hardware trigger wait mode (select mode, sequential conversion mode)	567
12.6.14	Hardware trigger wait mode (select mode, one-shot conversion mode)	568
12.6.15	Hardware trigger wait mode (scan mode, sequential conversion mode)	569
12.6.16	Hardware trigger wait mode (scan mode, one-shot conversion mode)	570
12.7	A/D Converter Setup Flowchart	571
12.7.1	Setting up software trigger no-wait mode	571
12.7.2	Setting up software trigger wait mode	572

12.7.3	Setting up hardware trigger no-wait mode	573
12.7.4	Setting up hardware trigger wait mode	574
12.7.5	Example of using the ADC when selecting the temperature sensor output voltage or internal reference voltage, and software trigger no-wait mode and one-shot conversion mode	575
12.7.6	Setting up test mode	576
12.8	SNOOZE Mode Function	577
12.8.1	A/D conversion by inputting a software trigger	577
12.8.2	A/D conversion by inputting a hardware trigger	579
12.9	How to Read A/D Converter Characteristics Table	583
12.10	Points for Caution when the A/D Converter is to be Used	588
13.	D/A CONVERTER (DAC)	592
13.1	Functions of D/A Converter	592
13.2	Configuration of D/A Converter	593
13.3	Registers to Control the D/A Converter	594
13.3.1	Peripheral enable register 1 (PER1)	594
13.3.2	Peripheral reset control register 1 (PRR1)	595
13.3.3	D/A converter mode register (DAM)	596
13.3.4	D/A conversion value setting register i (DACSi) (i = 0, 1)	596
13.3.5	Registers controlling the event output from the logic and event link controller	597
13.3.6	Registers controlling port functions of analog input pins	597
13.4	Operations of D/A Converter	598
13.4.1	Operation in normal mode	598
13.4.2	Operation in realtime output mode	599
13.4.3	Timing for outputting D/A conversion value	600
13.5	Points for Caution when the D/A Converter is to be Used	601
14.	COMPARATOR (CMP)	602
14.1	Functions of Comparator	602
14.2	Configuration of Comparator	603
14.3	Registers to Control the Comparator	604
14.3.1	Peripheral enable register 1 (PER1)	604
14.3.2	Peripheral reset control register 1 (PRR1)	605
14.3.3	Comparator mode setting register (COMPMDR)	606
14.3.4	Comparator filter control register (COMPFIR)	608
14.3.5	Comparator output control register (COMPOCR)	610
14.3.6	Registers controlling port functions of analog input pins	611
14.4	Operation	612
14.4.1	Comparator i digital filter (i = 0, 1)	614
14.4.2	Comparator i (i = 0, 1) interrupts	615
14.4.3	Event signal output for the logic and event link controller (ELCL)	615
14.4.4	Comparator i output (i = 0, 1)	616
14.4.5	Stopping or supplying comparator clock	616
15.	SERIAL ARRAY UNIT (SAU)	617
15.1	Functions of Serial Array Unit	619
15.1.1	3-wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31)	619
15.1.2	UART (UART0 to UART3)	620

15.1.3	Simplified I ² C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31)	621
15.2	Configuration of Serial Array Unit	622
15.2.1	Shift Register	625
15.2.2	Lower 8 or 9 bits of the serial data register mn (SDRmn)	625
15.3	Registers to Control the Serial Array Unit	627
15.3.1	Peripheral enable register 0 (PER0)	628
15.3.2	Peripheral reset control register 0 (PRR0)	630
15.3.3	Serial clock select register m (SPSm)	631
15.3.4	Serial mode register mn (SMRmn)	632
15.3.5	Serial communication operation setting register mn (SCRmn)	634
15.3.6	Serial data register mn (SDRmn)	638
15.3.7	Serial flag clear trigger register mn (SIRmn)	640
15.3.8	Serial status register mn (SSRmn)	641
15.3.9	Serial channel start register m (SSm)	645
15.3.10	Serial channel stop register m (STm)	646
15.3.11	Serial channel enable status register m (SEm)	647
15.3.12	Serial output enable register m (SOEm)	648
15.3.13	Serial output register m (SOM)	649
15.3.14	Serial output level register m (SOLm)	651
15.3.15	Serial standby control register m (SSCm)	653
15.3.16	Input switch control register (ISC)	655
15.3.17	Noise filter enable register 0 (NFEN0)	657
15.3.18	Registers controlling port functions of serial input/output pins	659
15.3.19	UART loopback select register (ULBS)	660
15.4	Operation Stop Mode	661
15.4.1	Stopping the Operation by Units	661
15.4.2	Stopping the Operation by Channels	662
15.5	Operation of 3-Wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) Communication	663
15.5.1	Master Transmission	666
15.5.2	Master Reception	675
15.5.3	Master Transmission/Reception	685
15.5.4	Slave Transmission	695
15.5.5	Slave Reception	705
15.5.6	Slave Transmission/Reception	713
15.5.7	SNOOZE Mode Function	723
15.5.8	Calculating Transfer Clock Frequency	728
15.5.9	Procedure for Processing Errors that Occurred During 3-wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) Communication	730
15.6	Operation of UART (UART0 to UART3) Communication	731
15.6.1	UART Transmission	734
15.6.2	UART Reception	744
15.6.3	SNOOZE Mode Function	751
15.6.4	Calculating Baud Rate	758
15.6.5	Procedure for Processing Errors that Occurred During UART (UART0 to UART3) Communication	762
15.7	LIN Communication Operation	763
15.7.1	LIN Transmission	763
15.7.2	LIN Reception	766

15.8	Operation of Simplified I ² C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31) Communication	772
15.8.1	Address Field Transmission	775
15.8.2	Data Transmission	781
15.8.3	Data Reception	785
15.8.4	Stop Condition Generation	789
15.8.5	Calculating Transfer Rate	791
15.8.6	Procedure for Processing Errors that Occurred during Simplified I ² C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31) Communication	794
16.	SERIAL INTERFACE IICA (IICA)	795
16.1	Functions of Serial Interface IICA	795
16.2	Configuration of Serial Interface IICA	798
16.3	Registers to Control Serial Interface IICA	801
16.3.1	Peripheral enable register 0 (PER0)	802
16.3.2	Peripheral reset control register 0 (PRR0)	803
16.3.3	IICA control register n0 (IICCTLn0)	804
16.3.4	IICA status register n (IICSn)	810
16.3.5	IICA flag register n (IICFn)	814
16.3.6	IICA control register n1 (IICCTLn1)	816
16.3.7	IICA low-level width setting register n (IICWLn)	819
16.3.8	IICA high-level width setting register n (IICWHn)	819
16.3.9	Registers to control the port function multiplexed with the IICA I/O pins	820
16.4	I ² C Bus Mode Functions	821
16.4.1	Pin Configuration	821
16.4.2	Setting transfer clock by using IICWLn and IICWHn registers	822
16.5	I ² C Bus Definitions and Control Methods	824
16.5.1	Start Conditions	824
16.5.2	Address	825
16.5.3	Transfer Direction Specification	825
16.5.4	Acknowledge (ACK)	826
16.5.5	Stop Condition	827
16.5.6	Clock stretching	828
16.5.7	Release from clock stretching	830
16.5.8	Timing of Generation of the Interrupt Request Signal (INTIICAn) and Control of Clock Stretching	831
16.5.9	Address Match Detection Method	832
16.5.10	Error Detection	832
16.5.11	Extension Code	833
16.5.12	Arbitration	834
16.5.13	Wakeup Function	836
16.5.14	Communication Reservation	839
16.5.15	Cautions	843
16.5.16	Communication Operations	844
16.5.17	Timing of I ² C Interrupt Request Signal (INTIICAn) Occurrence	852
16.6	Timing Charts	873
17.	SERIAL INTERFACE UARTA (UARTA)	888
17.1	Overview	888

17.2	Registers to Control the Serial Interface UARTA	890
17.2.1	Peripheral enable register 1 (PER1)	891
17.2.2	Transmit buffer register (TXBAn) (n = 0, 1)	892
17.2.3	Receive buffer register (RXBAn) (n = 0, 1)	893
17.2.4	Operation mode setting register 0 (ASIMAn0) (n = 0, 1)	894
17.2.5	Operation mode setting register 1 (ASIMAn1) (n = 0, 1)	896
17.2.6	Baud rate generator control register (BRGCAn) (n = 0, 1)	897
17.2.7	Status register (ASISAn) (n = 0, 1)	898
17.2.8	Status clear trigger register (ASCTAn) (n = 0, 1)	900
17.2.9	UARTA clock select register 0 (UTA0CK)	901
17.2.10	UARTA clock select register 1 (UTA1CK)	902
17.2.11	UART loopback select register (ULBS)	903
17.3	Operation	904
17.3.1	Operation Stop Mode	904
17.3.2	UART Mode	904
17.3.3	Receive Data Noise Filter	918
17.3.4	Baud Rate Generator	919
17.4	Points for Caution when the Serial Interface UARTA is to be Used	926
17.4.1	Port Setting for RxDAn Pin	926
17.4.2	Serial Interfaces	926
17.4.3	Point for Caution when Selecting the UARTAn Operation Clock (fUTAn)	926
18.	REMOTE CONTROL SIGNAL RECEIVER (REMC)	927
18.1	Remote Control Signal Receiver	927
18.2	Registers to Control the Remote Control Signal Receiver	929
18.2.1	Peripheral enable register 1 (PER1)	930
18.2.2	Peripheral reset control register 1 (PRR1)	931
18.2.3	Function select register 0 (REMCON0)	932
18.2.4	Function select register 1 (REMCON1)	934
18.2.5	Status register (REMSTS)	936
18.2.6	Interrupt control register (REMINT)	940
18.2.7	Compare control register (REMCPD)	941
18.2.8	Compare value setting register (REMCPD)	942
18.2.9	Header pattern minimum width setting register (HDPMIN)	942
18.2.10	Header pattern maximum width setting register (HDPMAX)	943
18.2.11	Data '0' pattern minimum width setting register (D0PMIN)	943
18.2.12	Data '0' pattern maximum width setting register (D0PMAX)	944
18.2.13	Data '1' pattern minimum width setting register (D1PMIN)	944
18.2.14	Data '1' pattern maximum width setting register (D1PMAX)	945
18.2.15	Special data pattern minimum width setting register (SDPMIN)	945
18.2.16	Special data pattern maximum width setting register (SDPMAX)	946
18.2.17	Pattern end setting register (REMPE)	946
18.2.18	Receiver standby control register (REMSTC)	947
18.2.19	Receive bit count register (REMRBIT)	948
18.2.20	Receive data 0 register (REMDAT0)	949
18.2.21	Receive data j register (REMDATj) (j = 1 to 7)	950
18.2.22	Measurement result register (REMTIM)	951
18.3	Operation	952
18.3.1	Overview of REMC Operation	952

18.3.2	Initial Setting	952
18.3.3	Pattern Setting	954
18.3.4	Operating Clock	957
18.3.4.1	When using fsXP as the REMC operating clock	957
18.3.4.2	When using INTTM06 as the REMC operating clock	957
18.3.5	RIN0 Input	958
18.3.6	Pattern Detection	960
18.3.6.1	Header pattern detection	961
18.3.6.2	Data '0' pattern detection	961
18.3.6.3	Data '1' pattern detection	962
18.3.6.4	Special data pattern detection	962
18.3.6.5	Examples of setting pattern setting registers	963
18.3.6.6	Updating status flags upon pattern detection	963
18.3.7	Pattern End	965
18.3.8	Receive Data Buffer	966
18.3.9	Compare Function	970
18.3.10	Error Pattern Reception	971
18.3.11	Storing Base Timer Value When Pattern is Detected	973
18.3.12	Interrupts	974
18.3.13	SNOOZE Mode Function	975
18.4	Points for Caution when the Remote Control Signal Receiver is to be Used	979
18.4.1	Register Access when Starting Operation of the Remote Control Signal Receiver	979
18.4.2	Timing of Changing the Register Values	979
18.4.3	RIN0 Input Control	979
18.4.4	Changing the Operating Clock	979
18.4.5	Reading Registers	980
19.	DATA TRANSFER CONTROLLER (DTC)	981
19.1	Functions of DTC	981
19.2	Configuration of DTC	983
19.3	Registers to Control the DTC	984
19.3.1	Allocation of DTC control data area and DTC vector table area	985
19.3.2	Control data allocation	986
19.3.3	Vector table	988
19.3.4	Peripheral enable register 1 (PER1)	990
19.3.5	DTC control register j (DTCCRj) (j = 0 to 23)	991
19.3.6	DTC block size register j (DTBLSj) (j = 0 to 23)	993
19.3.7	DTC transfer count register j (DTCCTj) (j = 0 to 23)	994
19.3.8	DTC transfer count reload register j (DTRLdj) (j = 0 to 23)	994
19.3.9	DTC source address register j (DTSARj) (j = 0 to 23)	995
19.3.10	DTC destination address register j (DTDARj) (j = 0 to 23)	995
19.3.11	DTC activation enable register i (DTCENi) (i = 0 to 4)	996
19.3.12	DTC base address register (DTCBAR)	999
19.4	DTC Operation	1000
19.4.1	Activation sources	1001
19.4.2	Normal mode	1002
19.4.3	Repeat mode	1005
19.4.4	Chain transfers	1009

19.5	Points for Caution when the DTC is to be Used	1011
19.5.1	Setting DTC control data and vector table	1011
19.5.2	Allocation of DTC control data area and DTC vector table area	1011
19.5.3	DTC pending instruction	1012
19.5.4	Operation when accessing data flash memory space	1012
19.5.5	Number of DTC execution clock cycles	1013
19.5.6	DTC response time	1014
19.5.7	DTC activation sources	1014
19.5.8	Operation in standby mode	1015
20.	LOGIC AND EVENT LINK CONTROLLER (ELCL)	1016
20.1	Functions of ELCL	1016
20.2	Configuration of ELCL	1016
20.3	Registers to Control the ELCL	1026
20.3.1	Input signal select registers n (ELISELn) (n = 0 to 11)	1027
20.3.2	Event link L1 signal select registers n (ELL1SELn) (n = 0 to 3)	1032
20.3.3	Event link L1 signal select registers n (ELL1SELn) (n = 4, 5)	1034
20.3.4	Event link L1 signal select register 6 (ELL1SEL6)	1035
20.3.5	Logic cell block L1 control register (ELL1CTL)	1036
20.3.6	Event link L1 output select registers n (ELL1LNKn) (n = 0 to 3)	1037
20.3.7	Event link L1 output select registers n (ELL1LNKn) (n = 4, 5)	1038
20.3.8	Event link L1 output select register 6 (ELL1LNK6)	1039
20.3.9	Event link L2 signal select registers n (ELL2SELn) (n = 0 to 3)	1040
20.3.10	Event link L2 signal select registers n (ELL2SELn) (n = 4, 5)	1042
20.3.11	Event link L2 signal select register 6 (ELL2SEL6)	1043
20.3.12	Logic cell block L2 control register (ELL2CTL)	1044
20.3.13	Event link L2 output select registers n (ELL2LNKn) (n = 0 to 3)	1045
20.3.14	Event link L2 output select registers n (ELL2LNKn) (n = 4, 5)	1046
20.3.15	Event link L2 output select register 6 (ELL2LNK6)	1047
20.3.16	Event link L3 signal select registers n (ELL3SELn) (n = 0 to 3)	1048
20.3.17	Event link L3 signal select registers n (ELL3SELn) (n = 4, 5)	1050
20.3.18	Event link L3 signal select register 6 (ELL3SEL6)	1051
20.3.19	Logic cell block L3 control register (ELL3CTL)	1052
20.3.20	Event link L3 output select registers n (ELL3LNKn) (n = 0 to 3)	1053
20.3.21	Event link L3 output select registers n (ELL3LNKn) (n = 4, 5)	1054
20.3.22	Event link L3 output select register 6 (ELL3LNK6)	1055
20.3.23	Output signal select registers n (ELOSELn) (n = 0 to 7)	1056
20.3.24	Output signal enable register (ELOENCTL)	1058
20.3.25	Output signal monitor register (ELOMONI)	1060
20.4	ELCL Operation	1061
20.5	Procedure of Setting the ELCL	1062
20.6	Points for Caution when the ELCL is to be Used	1065
21.	INTERRUPT FUNCTIONS	1066
21.1	Interrupt Function Types	1066
21.2	Interrupt Sources and Configuration	1066
21.3	Registers to Control the Interrupt Functions	1073
21.3.1	Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)	1079

21.3.2	Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)	1081
21.3.3	Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)	1083
21.3.4	External interrupt rising edge enable registers (EGP0, EGP1), External interrupt falling edge enable registers (EGN0, EGN1)	1087
21.3.5	Program status word (PSW)	1089
21.4	Interrupt Servicing Operations	1090
21.4.1	Maskable interrupt request acknowledgment	1090
21.4.2	Software interrupt request acknowledgment	1093
21.4.3	Multiple interrupt servicing	1093
21.4.4	Interrupt request held pending	1097
22.	KEY INTERRUPT FUNCTION	1098
22.1	Functions of the Key Interrupt	1098
22.2	Configuration of the Key Interrupt	1098
22.3	Registers to Control the Key Interrupt	1100
22.3.1	Key return control register (KRCTL)	1100
22.3.2	Key return mode register 0 (KRM0)	1101
22.3.3	Key return flag register (KRF)	1102
22.3.4	Port mode registers 7 (PM7)	1103
23.	STANDBY FUNCTION	1104
23.1	Standby Function	1104
23.2	Registers to Control the Standby Function	1105
23.2.1	Standby mode release setting register (WKUPMD)	1106
23.2.2	Memory power reduction control register (PSMCR)	1107
23.3	Standby Function Operation	1109
23.3.1	HALT mode	1109
23.3.2	STOP mode	1115
23.3.3	SNOOZE mode	1121
24.	RESET FUNCTION	1126
24.1	Timing of Reset Operation	1128
24.2	Registers to Control the Reset Function	1132
24.2.1	Reset control flag register (RESF)	1132
24.2.2	Power-on-reset status register (PORSR)	1135
24.2.3	Peripheral reset control register 0 (PRR0)	1136
24.2.4	Peripheral reset control register 1 (PRR1)	1137
25.	POWER-ON-RESET CIRCUIT (POR)	1138
25.1	Functions of Power-on-reset Circuit	1138
25.2	Configuration of Power-on-reset Circuit	1139
25.3	Operation of Power-on-reset Circuit	1139
26.	VOLTAGE DETECTOR (LVD)	1142
26.1	Functions of Voltage Detector	1142
26.2	Configuration of Voltage Detector	1143

26.3	Registers to Control the Voltage Detector	1144
26.3.1	Voltage detection register (LVIM)	1144
26.3.2	LVD detection flag clearing register (LVDFCLR)	1145
26.3.3	Voltage detection level register (LVIS)	1146
26.4	Operation of Voltage Detector	1148
26.4.1	When used as reset mode	1148
26.4.2	When used as interrupt mode	1151
26.5	Points for Caution when the Voltage Detector is to be Used	1154
27.	SAFETY FUNCTIONS	1157
27.1	Overview of Safety Functions	1157
27.2	Registers to Control the Safety Functions	1158
27.3	Operation of Safety Functions	1158
27.3.1	Flash memory CRC operation function (high-speed CRC)	1158
27.3.1.1	Flash memory CRC control register (CRC0CTL)	1159
27.3.1.2	Flash memory CRC operation result register (PGCRCL)	1161
27.3.2	CRC operation (general-purpose CRC)	1163
27.3.2.1	CRC input register (CRCIN)	1163
27.3.2.2	CRC data register (CRCD)	1164
27.3.3	Flash memory guard function	1165
27.3.3.1	Code flash memory guard register (GFLASH0)	1165
27.3.3.2	Data flash memory guard register (GFLASH1)	1166
27.3.3.3	Flash security area guard register (GFLASH2)	1167
27.3.4	RAM parity error detection	1168
27.3.4.1	RAM parity error control register (RPECTL)	1168
27.3.5	RAM guard function	1170
27.3.5.1	Invalid memory access detection control register (IAWCTL)	1170
27.3.6	SFR guard function	1171
27.3.6.1	Invalid memory access detection control register (IAWCTL)	1171
27.3.7	Illicit memory access detection	1172
27.3.7.1	Invalid memory access detection control register (IAWCTL)	1173
27.3.8	Guard function of invalid memory access detection control register	1174
27.3.8.1	Guard register of IAWCTL register (GIAWCTL)	1174
27.3.9	Frequency detection	1175
27.3.9.1	Timer input select register 0 (TIS0)	1176
27.3.10	Testing of the A/D converter	1177
27.3.10.1	A/D test register (ADTES)	1179
27.3.10.2	Analog input channel specification register (ADS)	1180
27.3.11	Detection of the digital output signal level of the I/O pins	1182
27.3.11.1	Port mode select register (PMS)	1182
27.3.12	UART loopback	1183
27.3.12.1	UART loopback select register (ULBS)	1183
28.	SECURITY FUNCTIONS	1185
28.1	True Random Number Generator	1185
28.1.1	Function of the true random number generator	1185
28.1.2	Registers to control the true random number generator	1185
28.1.2.1	Random number seed command register 0 (TRNGSCR0)	1186
28.1.2.2	Random number seed data register (TRNGSDR)	1187

28.1.3	Operations of the true random number generator	1188
28.2	Flash Read Protection	1189
28.2.1	Function of flash read protection	1189
28.2.2	Setting of flash read protection	1189
28.2.3	Operation	1191
28.3	Unique ID	1192
28.3.1	Function of a unique ID	1192
28.3.2	ASCII codes representing the product name	1192
29.	SNOOZE MODE SEQUENCER (SMS)	1194
29.1	Functions of the SNOOZE Mode Sequencer	1194
29.2	Configuration of the SNOOZE Mode Sequencer	1194
29.3	Registers to Control the SNOOZE Mode Sequencer	1195
29.3.1	Peripheral enable register 1 (PER1)	1195
29.3.2	Peripheral reset control register 1 (PRR1)	1196
29.3.3	Sequencer instruction registers p (SMSIp) (p = 0 to 31)	1197
29.3.4	Sequencer general-purpose registers n (SMSGn) (n = 0 to 15)	1200
29.3.5	Sequencer control register (SMSC)	1202
29.3.6	Sequencer status register (SMSS)	1204
29.4	Operations of the SNOOZE Mode Sequencer	1205
29.4.1	Internal operations of the SNOOZE mode sequencer	1205
29.4.2	Memory space allocated to the sequencer	1206
29.4.3	Sequencer flags	1208
29.4.4	Procedures for running the SNOOZE mode sequencer	1209
29.4.5	States of the SNOOZE mode sequencer	1211
29.5	Commands for Use in Processing by the Sequencer	1212
29.5.1	8-bit data transfer 1	1213
29.5.2	8-bit data transfer 2	1214
29.5.3	16-bit data transfer 1	1215
29.5.4	16-bit data transfer 2	1216
29.5.5	1-bit data setting	1217
29.5.6	1-bit data clearing	1218
29.5.7	1-bit data transfer	1219
29.5.8	Word addition	1220
29.5.9	Word subtraction	1221
29.5.10	Word comparison	1222
29.5.11	Logical shift right	1223
29.5.12	Branch 1 (SCY = 1)	1224
29.5.13	Branch 2 (SCY = 0)	1225
29.5.14	Branch 3 (SZ = 1)	1226
29.5.15	Branch 4 (SZ = 0)	1227
29.5.16	Wait	1228
29.5.17	Conditional wait 1 (bit = 1)	1230
29.5.18	Conditional wait 2 (bit = 0)	1231
29.5.19	Termination	1232
29.5.20	Interrupt plus termination	1233
29.5.21	DTC activation	1234
29.6	Operation in Standby Modes	1235

30.	CAPACITIVE SENSING UNIT (CTS2L)	1236
30.1	Overview	1238
30.2	Registers to Control the Capacitive Sensing Unit	1240
30.2.1	Peripheral enable register 1 (PER1)	1241
30.2.2	Peripheral reset control register 1 (PRR1)	1241
30.2.3	CTSU control registers AL and AH (CTSUCRAL, CTSUCRAH)	1242
30.2.4	CTSU control registers BL and BH (CTSUCRBL, CTSUCRBH)	1249
30.2.5	CTSU measurement channel registers L and H (CTS2MCHL, CTS2MCHH)	1252
30.2.6	CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)	1254
30.2.7	CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)	1256
30.2.8	CTSU status register L (CTSUSRL)	1258
30.2.9	CTSU sensor offset registers 0 and 1 (CTSUSO0, CTSUSO1)	1261
30.2.10	CTSU sensor counter registers L and H (CTSUSC, CTSUUC)	1263
30.2.11	CTSU calibration registers L and H (CTS2DBG0, CTS2DBG1)	1264
30.2.12	CTSU sensor unit clock control registers AL, AH, BL, and BH (CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, CTSUSUCLK3)	1267
30.2.13	CTSU trimming registers AL and AH (CTSUTRIM0, CTSUTRIM1)	1269
30.2.14	CTSU trimming registers BL and BH (CTSUTRIM2, CTSUTRIM3)	1271
31.	REGULATOR	1272
31.1	Overview	1272
32.	OPTION BYTES	1273
32.1	Functions of Option Bytes	1273
32.1.1	User option bytes (000C0H to 000C2H or 040C0H to 040C2H)	1273
32.1.2	On-chip debug option byte (000C3H or 040C3H)	1274
32.2	Format of User Option Bytes	1275
32.3	Format of On-chip Debug Option Byte	1280
32.4	Setting of Option Bytes	1281
33.	FLASH MEMORY	1282
33.1	Serial Programming Using Flash Memory Programmer	1283
33.1.1	Programming environment	1285
33.1.2	Communication mode	1285
33.2	Serial Programming Using External Device (that Incorporates UART)	1286
33.2.1	Programming environment	1286
33.2.2	Communication mode	1287
33.3	Connection of Pins on Board	1288
33.3.1	P40/TOOL0 pin	1288
33.3.2	RESET pin	1289
33.3.3	Port pins	1289
33.3.4	REGC pin	1289
33.3.5	X1 and X2 pins	1289
33.3.6	Power supply	1289
33.4	Programming Method	1290
33.4.1	Serial programming procedure	1290
33.4.2	Flash memory programming mode	1291

33.4.3	Selecting communication mode	1292
33.4.4	Communication commands	1293
33.5	Processing Times for Commands When the Dedicated Flash Memory Programmer Is in Use (Reference Values)	1295
33.6	Self-Programming	1296
33.6.1	Self-programming procedure	1297
33.6.2	Registers to control the flash memory	1298
33.6.2.1	Flash address pointer registers H and L (FLAPH, FLAPL)	1300
33.6.2.2	Flash end address pointer registers H and L (FLSEDH, FLSEDL)	1301
33.6.2.3	Flash write buffer registers H and L (FLWH, FLWL)	1303
33.6.2.4	Flash protect command register (PFCMD)	1304
33.6.2.5	Flash status register (PFS)	1305
33.6.2.6	Flash programming mode control register (FLPMC)	1306
33.6.2.7	Flash area selection register (FLARS)	1307
33.6.2.8	Flash memory sequencer initial setting register (FSSET)	1308
33.6.2.9	Flash memory sequencer control register (FSSQ)	1310
33.6.2.10	Flash extra sequencer control register (FSSE)	1312
33.6.2.11	Flash registers initialization register (FLRST)	1313
33.6.2.12	Flash memory sequencer status registers H and L (FSASTH, FSASTL)	1314
33.6.2.13	Flash security flag monitoring register (FLSEC)	1316
33.6.2.14	Flash FSW monitoring register E (FLFSWE)	1317
33.6.2.15	Flash FSW monitoring register S (FLFSWS)	1318
33.6.2.16	Data flash control register (DFLCTL)	1319
33.6.2.17	Interrupt vector jump enable register (VECTCTRL)	1320
33.6.2.18	Interrupt vector change registers 0 and 1 (FLSIVC0, FLSIVC1)	1321
33.6.3	Setting the flash memory control mode	1322
33.6.3.1	Procedure for executing the specific sequence	1322
33.6.3.2	Procedure for entry to the code flash programming mode	1322
33.6.3.3	Procedure for entry to the data flash programming mode	1322
33.6.3.4	Procedure for entry to the rewrite-disabled mode	1323
33.6.4	Clearing the registers for use with the flash memory sequencer	1324
33.6.5	Setting the operating frequency of the flash memory sequencer	1324
33.6.6	Commands for use with the flash memory sequencer in the respective areas	1325
33.6.6.1	Overview	1325
33.6.6.2	Selecting the area to be rewritten	1325
33.6.6.3	Commands for use with the code/data flash memory area sequencer	1325
33.6.6.4	Operations for rewriting the code flash memory area	1326
33.6.6.5	Operations for rewriting the data flash memory area	1327
33.6.6.6	Commands for use with the extra area sequencer	1328
33.6.6.7	Operations for rewriting the extra area	1328
33.6.6.8	Data to be set for the commands for use with the extra area sequencer	1329
33.6.6.9	Procedures for checking completion of the commands for use with the flash memory sequencer in the respective areas	1332
33.6.6.10	Procedure for forcibly terminating a command for use with the code/data flash memory area sequencer	1332
33.6.7	Boot swap function	1333
33.6.8	Flash shield window function	1335
33.6.9	Interrupts in code flash programming mode	1336
33.6.9.1	Overview	1336

33.6.9.2	Operation to change the branch destinations of the interrupts	1336
33.6.9.3	Operation to change the interrupt branch destination	1337
33.6.10	Example of executing the commands to rewrite the flash memory areas	1338
33.6.10.1	Example of executing the commands to rewrite the code flash memory area	1338
33.6.10.2	Example of executing the commands to rewrite the data flash memory area	1339
33.6.10.3	Example of executing the commands to rewrite the extra area	1340
33.6.11	Notes on self-programming	1341
33.7	Security Settings	1342
33.8	Data Flash Memory	1344
33.8.1	Overview of the data flash memory	1344
33.8.2	Procedure for accessing the data flash memory	1345
34.	ON-CHIP DEBUGGING	1346
34.1	Connection between the E2 or E2 Lite On-chip Debugging Emulator and RL78/G23	1346
34.2	Connection between the External Device that Incorporates UART and RL78/G23	1347
34.3	Security ID Codes for On-Chip Debugging	1347
34.4	Allocation of Memory Spaces to User Resources	1347
35.	BCD CORRECTION CIRCUIT	1349
35.1	BCD Correction Circuit Function	1349
35.2	Register to Control the BCD Correction Circuit	1349
35.2.1	BCD correction result register (BCDADJ)	1349
35.3	BCD Correction Circuit Operation	1350
36.	INSTRUCTION SET	1352
36.1	Conventions Used in Operation List	1353
36.1.1	Operand identifiers and specification methods	1353
36.1.2	Description of operation column	1354
36.1.3	Description of flag operation column	1355
36.1.4	PREFIX instruction	1355
36.2	Operation List	1356
37.	ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^{\circ}\text{C}$	1374
37.1	Absolute Maximum Ratings	1374
37.2	Characteristics of the Oscillators	1376
37.2.1	Characteristics of the X1 and XT1 oscillators	1376
37.2.2	Characteristics of the On-chip Oscillators	1377
37.3	DC Characteristics	1378
37.3.1	Pin characteristics	1378
37.3.2	Supply current characteristics	1387
37.4	AC Characteristics	1395
37.5	Characteristics of the Peripheral Functions	1401
37.5.1	Serial array unit	1401
37.5.2	Serial interface UARTA	1430
37.5.3	Serial interface IICA	1431
37.6	Analog Characteristics	1434
37.6.1	A/D converter characteristics	1434
37.6.2	Temperature sensor/internal reference voltage characteristics	1438
37.6.3	D/A converter characteristics	1438

37.6.4	Comparator characteristics	1438
37.6.5	POR circuit characteristics	1439
37.6.6	LVD circuit characteristics	1440
37.6.7	Power supply voltage rising slope characteristics	1442
37.7	RAM Data Retention Characteristics	1443
37.8	Flash Memory Programming Characteristics	1443
37.9	Dedicated Flash Memory Programmer Communication (UART)	1445
37.10	Timing of Entry to Flash Memory Programming Modes	1445
38.	PACKAGE DRAWINGS	1446
38.1	30-Pin Products	1446
38.2	32-Pin Products	1447
38.3	36-Pin Products	1449
38.4	40-Pin Products	1450
38.5	44-Pin Products	1451
38.6	48-Pin Products	1452
38.7	52-Pin Products	1454
38.8	64-Pin Products	1455
38.9	80-Pin Products	1458
38.10	100-Pin Products	1460
38.11	128-Pin Products	1462
APPENDIX A	REVISION HISTORY	1463
A.1	Major Revisions in This Edition	1463
A.2	Revision History of Preceding Editions	1467

CHAPTER 1 OUTLINE

1.1 Features

Ultra-low power consumption technology

- VDD = single power supply voltage of 1.6 to 5.5 V
- HALT mode
- STOP mode
High-speed wakeup from the STOP mode is possible.
- SNOOZE mode

RL78 CPU core

- CISC architecture with 3-stage pipeline
- Minimum instruction execution time: Can be changed from high speed (0.03125 μ s @ 32 MHz operation with the high-speed on-chip oscillator clock) to ultra-low speed (30.5 μ s @ 32.768 kHz operation with the subsystem clock)
- Multiply/divide/multiply & accumulate instructions are supported.
- Address space: 1 MB
- General-purpose registers: (8-bit register $\times$ 8) $\times$ 4 banks
- On-chip RAM: 12 to 48 KB

Code flash memory

- Code flash memory: 96 to 768 KB
- Block size: 2 KB
- Prohibition of block erase and rewriting (security function)
- On-chip debugging
- Self-programming (with boot swapping and flash shield window)

Data flash memory

- Data flash memory: 8 KB
- Back ground operation (BGO): Instructions can be executed from the program memory while rewriting the data flash memory.
- Number of rewrites: 1,000,000 times (typ.)

High-speed on-chip oscillator

- Select from 32 MHz, 24 MHz, 16 MHz, 12 MHz, 8 MHz, 6 MHz, 4 MHz, 3 MHz, 2 MHz, or 1 MHz
- High accuracy: $\pm 1.0\%$ (VDD = 1.8 to 5.5 V, TA = -20 to +85°C)

Middle-speed on-chip oscillator

- Select from 4 MHz, 3 MHz, 2 MHz, or 1 MHz (with adjustability)

Low-speed on-chip oscillator

- 32.768 kHz (typ.) (with adjustability)

Operating ambient temperature

- TA = -40 to +85°C (2D: Consumer applications)
- TA = -40 to +105°C (3C: Industrial applications)

Power management and reset function

- On-chip power-on-reset (POR) circuit
- On-chip voltage detectors (LVD0 and LVD1)

Data transfer controller (DTC)

- Transfer modes: Normal transfer mode, repeat transfer mode, block transfer mode
- Activation sources: Activated by interrupt sources.
- Chain transfer function

SNOOZE mode sequencer (SMS)

- Calculations and comparison of values by the commands for use in processing by the sequencer can realize intermittent operations where the RL78/G23 does not have to return to normal operation.
- Sequentially handling a total of 32 processes with the use of desired commands from among 21 different ones
- The SNOOZE mode sequencer offers operation with low power consumption without using the CPU, flash memory, and RAM.

Logic and event link controller (ELCL)

- Event signals can be set up between specified peripheral functions.
- The signals can be generated by the input of multiple event signals to the logic circuit.
- Flip-flop circuits are incorporated to handle setting and resetting functions.

Serial interface

- SPI (CSI^{Note}): 3 to 8 channels
- UART/UART (LIN-bus supported)/UARTA: 3 to 6 channels
- I²C/Simplified I²C: 4 to 10 channels

Remote control signal receiver

- 1 channel
- Matching of 4 waveform patterns (header, data 0, data 1, and special data)

Timer

- 16-bit timer: 8 to 16 channels
- 32-bit interval timer: 1 channel in 32-bit mode
2 channels in 16-bit mode
4 channels in 8-bit mode
- Realtime clock: 1 channel (counting of one second to 99 years, alarm interrupt, and clock correction)
- Watchdog timer: 1 channel (operates with the dedicated low-speed on-chip oscillator clock)

<R> **Note** Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

A/D converter

- 8-/10-/12-bit resolution A/D converter ($V_{DD} = 1.6$ to 5.5 V)
- Analog input: 8 to 26 channels
- Internal reference voltage (1.48 V) and temperature sensor

D/A converter

- 8-bit resolution D/A converter ($V_{DD} = 1.6$ to 5.5 V)
- Analog output: 2 channels
- Output voltage: 0 V to V_{DD}
- Realtime output function

Comparator

- 2 channels
- Operating modes: Comparator high-speed mode and comparator low-speed mode
- The external reference voltage and the internal reference voltage or D/A converter output are selectable as the reference voltage.

Capacitive sensing unit

<R>

- CTSU2L operating voltage condition: $V_{DD} = 1.8$ to 5.5 V
- Self-capacitance method: A single pin configures a single key, supporting up to 32 keys
- Mutual capacitance method: Matrix configuration with 8×8 pins, supporting up to 64 keys

Input/output port pins

- Number of port pins: 26 to 120 (N-ch open drain I/O [withstand voltage of 6 V]: 2 to 4, N-ch open drain I/O [V_{DD} withstand voltage **Note 1**/ EV_{DD} withstand voltage **Note 2**]: 10 to 33, output current control pins: 6 to 8)
- Can be set to N-ch open drain or TTL input buffer, and use of an on-chip pull-up resistor can be specified.
- Connectable to a device with different voltage (1.8 , 2.5 , or 3 V)

Others

- BCD (binary-coded decimal) correction circuit
- Key interrupt input
- Clock output/buzzer output controller

Note 1. This applies to the 30- to 52-pin products.

Note 2. This applies to the 64- to 128-pin products.

Remark The functions mounted depend on the product. See **1.6 Outline of Functions**.

O ROM, RAM capacities

Flash ROM	Data flash	RAM	RL78/G23					
			30 pins	32 pins	36 pins	40 pins	44 pins	48 pins
768 KB	8 KB	48 KB	—	—	—	—	R7F100GFN	R7F100GGN
512 KB	8 KB	48 KB	—	—	—	—	R7F100GFL	R7F100GGL
384 KB	8 KB	32 KB	—	—	—	—	R7F100GFK	R7F100GGK
256 KB	8 KB	24 KB	R7F100GAJ	R7F100GBJ	R7F100GCJ	R7F100GEJ	R7F100GFJ	R7F100GGJ
192 KB	8 KB	20 KB	R7F100GAH	R7F100GBH	R7F100GCH	R7F100GEH	R7F100GFH	R7F100GGH
128 KB	8 KB	16 KB	R7F100GAG	R7F100GBG	R7F100GCG	R7F100GEG	R7F100GFG	R7F100GGG
96 KB	8 KB	12 KB	R7F100GAF	R7F100GBF	R7F100GCF	R7F100GEF	R7F100GFF	R7F100GGF

Flash ROM	Data flash	RAM	RL78/G23				
			52 pins	64 pins	80 pins	100 pins	128 pins
768 KB	8 KB	48 KB	R7F100GJN	R7F100GLN	R7F100GMN	R7F100GPN	R7F100GSN
512 KB	8 KB	48 KB	R7F100GJL	R7F100GLL	R7F100GML	R7F100GPL	R7F100GSL
384 KB	8 KB	32 KB	R7F100GJK	R7F100GLK	R7F100GMK	R7F100GPK	R7F100GSK
256 KB	8 KB	24 KB	R7F100GJJ	R7F100GLJ	R7F100GMJ	R7F100GPJ	R7F100GSJ
192 KB	8 KB	20 KB	R7F100GJH	R7F100GLH	R7F100GMH	R7F100GPH	—
128 KB	8 KB	16 KB	R7F100GJG	R7F100GLG	R7F100GMG	R7F100GPG	—
96 KB	8 KB	12 KB	R7F100GJF	R7F100GLF	—	—	—

1.2 List of Part Numbers

<R> Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G23




Table 1 - 1 List of Ordering Part Numbers (1/3)

Pin count	Package	Fields of Application Note 1	Ordering Part Number		Renesas Code
			Product Name	Packaging Specification	
30 pins	30-pin plastic LSSOP (7.62 mm (300), 0.65-mm pitch)	C	R7F100GAF3CSP, R7F100GAG3CSP, R7F100GAH3CSP, R7F100GAJ3CSP	#AA0, #BA0 #HA0	PLSP0030JB-B
		D	R7F100GAF2DSP, R7F100GAG2DSP, R7F100GAH2DSP, R7F100GAJ2DSP		
32 pins	32-pin plastic HWQFN (5 × 5 mm, 0.5-mm pitch)	C	R7F100GBF3CNP, R7F100GBG3CNP, R7F100GBH3CNP, R7F100GBJ3CNP	#AA0, #BA0 #HA0	PWQN0032KE-A
		D	R7F100GBF2DNP, R7F100GBG2DNP, R7F100GBH2DNP, R7F100GBJ2DNP		
32 pins	32-pin plastic LQFP (7 × 7 mm, 0.80-mm pitch)	C	R7F100GBF3CFP, R7F100GBG3CFP, R7F100GBH3CFP, R7F100GBJ3CFP	#AA0, #BA0 #HA0	PLQP0032GB-A
		D	R7F100GBF2DFP, R7F100GBG2DFP, R7F100GBH2DFP, R7F100GBJ2DFP		
36 pins	36-pin plastic WFLGA (4 × 4 mm, 0.50-mm pitch)	C	R7F100GCF3CLA, R7F100GCG3CLA, R7F100GCH3CLA, R7F100GCJ3CLA	#BC0, #AC0 #HC0	Note 2
		D	R7F100GCF2DLA, R7F100GCG2DLA, R7F100GCH2DLA, R7F100GCJ2DLA		
40 pins	40-pin plastic HWQFN (6 × 6 mm, 0.50-mm pitch)	C	R7F100GEF3CNP, R7F100GEG3CNP, R7F100GEH3CNP, R7F100GEJ3CNP	#AA0, #BA0 #HA0	PWQN0040KD-A
		D	R7F100GEF2DNP, R7F100GEG2DNP, R7F100GEH2DNP, R7F100GEJ2DNP		
44 pins	44-pin plastic LQFP (10 × 10 mm, 0.80-mm pitch)	C	R7F100GFF3CFP, R7F100GFG3CFP, R7F100GFH3CFP, R7F100GFJ3CFP, R7F100GFK3CFP, R7F100GFL3CFP, R7F100GFN3CFP	#AA0, #BA0 #HA0	PLQP0044GC-A
		D	R7F100GFF2DFP, R7F100GFG2DFP, R7F100GFH2DFP, R7F100GFJ2DFP, R7F100GFK2DFP, R7F100GFL2DFP, R7F100GFN2DFP		
48 pins	48-pin plastic LFQFP (7 × 7 mm, 0.50-mm pitch)	C	R7F100GGF3CFB, R7F100GGG3CFB, R7F100GGH3CFB, R7F100GGJ3CFB, R7F100GGK3CFB, R7F100GGL3CFB, R7F100GGN3CFB	#AA0, #BA0 #HA0	PLQP00048KB-B
		D	R7F100GGF2DFB, R7F100GGG2DFB, R7F100GGH2DFB, R7F100GGJ2DFB, R7F100GGK2DFB, R7F100GGL2DFB, R7F100GGN2DFB		
48 pins	48-pin plastic HWQFN (7 × 7 mm, 0.50-mm pitch)	C	R7F100GGF3CNP, R7F100GGG3CNP, R7F100GGH3CNP, R7F100GGJ3CNP, R7F100GGK3CNP, R7F100GGL3CNP, R7F100GGN3CNP	#AA0, #BA0 #HA0	PWQN0048KC-A
		D	R7F100GGF2DNP, R7F100GGG2DNP, R7F100GGH2DNP, R7F100GGJ2DNP, R7F100GGK2DNP, R7F100GGL2DNP, R7F100GGN2DNP		

<R>

Table 1 - 1 List of Ordering Part Numbers (2/3)

Pin count	Package	Fields of Application Note 1	Ordering Part Number		Renesas Code
			Product Name	Packaging Specification	
52 pins	52-pin plastic LQFP (10 × 10 mm, 0.65-mm pitch)	C	R7F100GJF3CFA, R7F100GJG3CFA, R7F100GJH3CFA, R7F100GJJ3CFA, R7F100GJK3CFA, R7F100GJL3CFA, R7F100GJN3CFA	#AA0, #BA0 #HA0	PLQP0052JA-A
		D	R7F100GJF2DFA, R7F100GJG2DFA, R7F100GJH2DFA, R7F100GJJ2DFA, R7F100GJK2DFA, R7F100GJL2DFA, R7F100GJN2DFA		
64 pins	64-pin plastic LQFP (12 × 12 mm, 0.65-mm pitch)	C	R7F100GLF3CFA, R7F100GLG3CFA, R7F100GLH3CFA, R7F100GLJ3CFA, R7F100GLK3CFA, R7F100GLL3CFA, R7F100GLN3CFA	#AA0, #BA0 #HA0	PLQP0064JA-A
		D	R7F100GLF2DFA, R7F100GLG2DFA, R7F100GLH2DFA, R7F100GLJ2DFA, R7F100GLK2DFA, R7F100GLL2DFA, R7F100GLN2DFA		
64 pins	64-pin plastic LFQFP (10 × 10 mm, 0.50-mm pitch)	C	R7F100GLF3CFB, R7F100GLG3CFB, R7F100GLH3CFB, R7F100GLJ3CFB, R7F100GLK3CFB, R7F100GLL3CFB, R7F100GLN3CFB	#AA0, #BA0 #HA0	PLQP0064KB-C
		D	R7F100GLF2DFB, R7F100GLG2DFB, R7F100GLH2DFB, R7F100GLJ2DFB, R7F100GLK2DFB, R7F100GLL2DFB, R7F100GLN2DFB		
<R> 64 pins	64-pin plastic WFLGA (5 × 5 mm, 0.50-mm pitch)	C	R7F100GLF3CLA, R7F100GLG3CLA, R7F100GLH3CLA, R7F100GLJ3CLA, R7F100GLK3CLA, R7F100GLL3CLA, R7F100GLN3CLA	#BC0, #AC0 #HC0	Note 3
		D	R7F100GLF2DLA, R7F100GLG2DLA, R7F100GLH2DLA, R7F100GLJ2DLA, R7F100GLK2DLA, R7F100GLL2DLA, R7F100GLN2DLA		
80 pins	80-pin plastic LQFP (14 × 14 mm, 0.65-mm pitch)	C	R7F100GMG3CFA, R7F100GMH3CFA, R7F100GMJ3CFA, R7F100GMK3CFA, R7F100GML3CFA, R7F100GMN3CFA	#AA0, #BA0 #HA0	PLQP0080JA-B
		D	R7F100GMG2DFA, R7F100GMH2DFA, R7F100GMJ2DFA, R7F100GMK2DFA, R7F100GML2DFA, R7F100GMN2DFA		
80 pins	80-pin plastic LFQFP (12 × 12 mm, 0.50-mm pitch)	C	R7F100GMG3CFB, R7F100GMH3CFB, R7F100GMJ3CFB, R7F100GMK3CFB, R7F100GML3CFB, R7F100GMN3CFB	#AA0, #BA0 #HA0	PLQP0080KB-B
		D	R7F100GMG2DFB, R7F100GMH2DFB, R7F100GMJ2DFB, R7F100GMK2DFB, R7F100GML2DFB, R7F100GMN2DFB		
100 pins	100-pin plastic LFQFP (14 × 14 mm, 0.50-mm pitch)	C	R7F100GPG3CFB, R7F100GPH3CFB, R7F100GPJ3CFB, R7F100GPK3CFB, R7F100GPL3CFB, R7F100GPN3CFB	#AA0, #BA0 #HA0	PLQP0100KB-B
		D	R7F100GPG2DFB, R7F100GPH2DFB, R7F100GPJ2DFB, R7F100GPK2DFB, R7F100GPL2DFB, R7F100GPN2DFB		

Table 1 - 1 List of Ordering Part Numbers (3/3)

Pin count	Package	Fields of Application Note 1	Ordering Part Number		Renesas Code
			Product Name	Packaging Specification	
100 pins	100-pin plastic LQFP (14 × 20 mm, 0.65-mm pitch)	C	R7F100GPG3CFA, R7F100GPH3CFA, R7F100GPJ3CFA, R7F100GPK3CFA, R7F100GPL3CFA, R7F100GPN3CFA	#AA0, #BA0 #HA0	PLQP0100JC-A
		D	R7F100GPG2DFA, R7F100GPH2DFA, R7F100GPJ2DFA, R7F100GPK2DFA, R7F100GPL2DFA, R7F100GPN2DFA		
128 pins	128-pin plastic LFQFP (14 × 20 mm, 0.50-mm pitch)	C	R7F100GSJ3CFB, R7F100GSK3CFB, R7F100GSL3CFB, R7F100GSN3CFB	#AA0, #BA0 #HA0	PLQP0128KD-A
		D	R7F100GSJ2DFB, R7F100GSK2DFB, R7F100GSL2DFB, R7F100GSN2DFB		

Note 1. For the fields of application, see **Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G23**.


<R> **Note 2.** The 36-pin plastic WFLGA products are in planning. Contact a Renesas Electronics sales office for details.

<R> **Note 3.** The 64-pin plastic WFLGA products are in planning. Contact a Renesas Electronics sales office for details.

1.3 Pin Configuration (Top View)

1.3.1 30-pin products

- 30-pin plastic LSSOP (7.62 mm (300), 0.65-mm pitch)



Note Not present in products with 128 or fewer Kbytes of code flash memory.

Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μ F).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

1.3.2 32-pin products

- 32-pin plastic HWQFN (5 × 5 mm, 0.50-mm pitch)
- 32-pin plastic LQFP (7 × 7 mm, 0.80-mm pitch)



Note 1. Not present in products with 128 or fewer Kbytes of code flash memory.

Note 2. The 32-pin plastic LQFP (7 × 7 mm, 0.80-mm pitch) products do not have an exposed die pad.

Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μF).

Remark 1. For pin identification, see 1.4 Pin Identification.


Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

Remark 3. It is recommended to connect an exposed die pad to V_{SS}.

1.3.3 36-pin products

- 36-pin plastic WFLGA (4 × 4 mm, 0.50-mm pitch)



	A	B	C	D	E	F
6	P60/EO60/CCD04/ SCLA0	VDD	P121/X1/XT1/EI121	P122/X2/EXCLK/XT2/ EXCLKS/EI122	P137/EI137/INTP0	P40/TOOL0
5	P62/CCD06	P61/EO61/CCD05/SD AA0	Vss	REGC	RESET	P120/ANI19/IVCMP1/ EI120
4	P72/TS04/SO21/ TxDA0	P71/TS03/SI21/ SDA21/RxDA0	P14/VCOUT1/EO14/ RxD2/SI20/SDA20/ (SCLA0)/(TI03)/ (TO03)	P31/TS01/EI31/TI03/ TO03/INTP4/ PCLBUZ0	P00/TS26 ^{Note} /EI00/ TI00/TxD1	P01/TS27 ^{Note} /EI01/ EO01/TO00/RxD1
3	P50/TS00/EI50/EO50/ CCD03/INTP1/SI11/ SDA11	P70/TS02/RIN0/ SCK21/SCL21	P15/EO15/PCLBUZ1/ SCK20/SCL20/ (TI02)/(TO02)	P22/ANI2/ANO0/ TS20 ^{Note} /EI22	P20/ANI0/AVREFP/ EI20	P21/ANI1/AVREFM/ EI21
2	P30/VCOUT0/TSCAP/ EI30/INTP3/RTC1HZ/ SCK11/SCL11	P16/EO16/CCD00/ TI01/TO01/INTP5/ (RxD0)	P12/EI12/EO12/SO00/ TxD0/TOOLTxD/ (TI05)/(TO05)	P11/EI11/EO11/SI00/ RxD0/TOOLRxD/ SDA00/(TI06)/(TO06)	P24/ANI4/TS22 ^{Note}	P23/ANI3/ANO1/ IVREF0/TS21 ^{Note} / EI23
1	P51/EI51/EO51/ CCD02/INTP2/ SO11	P17/EO17/CCD01/ TI02/TO02/(TxD0)	P13/IVREF1/EO13/ TxD2/SO20/(SDAA0)/ (TI04)/(TO04)	P10/EI10/EO10/ SCK00/SCL00/ (TI07)/(TO07)	P147/ANI18/IVCMP0/ EI147	P25/ANI5/TS23 ^{Note}

Note Not present in products with 128 or fewer Kbytes of code flash memory.

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

1.3.4 40-pin products

- 40-pin plastic HWQFN (6 × 6 mm, 0.50-mm pitch)



Note Not present in products with 128 or fewer Kbytes of code flash memory.

Caution Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).
Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

Remark 3. It is recommended to connect an exposed die pad to Vss.

1.3.5 44-pin products

- 44-pin plastic LQFP (10 × 10 mm, 0.80-mm pitch)



Note Not present in products with 128 or fewer Kbytes of code flash memory.

Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μF).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

1.3.6 48-pin products

- 48-pin plastic LFQFP (7 × 7 mm, 0.50-mm pitch)
- 48-pin plastic HWQFN (7 × 7 mm, 0.50-mm pitch)



Note 1. Not present in products with 128 or fewer Kbytes of code flash memory.

Note 2. The 32-pin plastic LQFP (7 × 7 mm, 0.80-mm pitch) products do not have an exposed die pad.

Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μF).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).

Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

1.3.7 52-pin products

- 52-pin plastic LQFP (10 × 10 mm, 0.65-mm pitch)



Note Not present in products with 128 or fewer Kbytes of code flash memory.


Caution Connect the REGC pin to V_{SS} via a capacitor (0.47 to 1 μF).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

1.3.8 64-pin products

- 64-pin plastic LQFP (12 × 12 mm, 0.65-mm pitch)
- 64-pin plastic LFQFP (10 × 10 mm, 0.50-mm pitch)



Note Not present in products with 128 or fewer Kbytes of code flash memory.

Caution 1. Connect the EVss0 pin to the same ground as the Vss pin.

Caution 2. Make sure that the voltage on the VDD pin is no less than that on the EVDD0 pin.


Caution 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

- 64-pin plastic WFLGA (5 × 5 mm, 0.50-mm pitch)



	A	B	C	D	E	F	G	H
8	EVDD0	EVSS0	P121/X1/EI121/ VBAT	P122/X2/EXCLK /EI122	P137/INTP0/ EI137	P123/XT1	P124/XT2/ EXCLKS	P120/ANI19/ IVCMP1/EI120
7	P60/CCD04/ SCLA0/EO60	VDD	VSS	REGC	RESET	P01/TS27 ^{Note} / EI01/EO01/ TO00	P00/TS26 ^{Note} / EI00/TI00	P140/PCLBUZ0/ INTP6
6	P61/CCD05/ SDAA0/EO61	P62/CCD06/ SCLA1	P63/CCD07/ SDAA1	P40/TOOL0	P41/TI07/TO07/ RxD A1	P43/CLKA1	P02/ANI17/ TS28 ^{Note} / SO10/TxD1	P141/PCLBUZ1/ INTP7
5	P77/KR7/TS09/ INTP11/(TxD2)	P31/TI03/TO03/ INTP4/TS01/ EI31/(PCLBUZ0)	P53/(INTP11)	P42/TI04/TO04/ TxD A1	P03/ANI16/ TS29 ^{Note} / SI10/RxD1/ SDA10	P04/SCK10/ SCL10	P130	P20/ANI0/ AVREFP/EI20
4	P75/KR5/TS07/ INTP9/SCK01/ SCL01	P76/KR6/TS08/ INTP10/(RxD2)	P52/(INTP10)	P54	P16/CCD00/ TI01/TO01/ INTP5/EO16/ (SI00)/(RxD0)	P21/ANI1/ AVREFM/EI21	P22/ANI2/ANO0 /EI22/TS20 ^{Note}	P23/ANI3/ANO1 /IVREF0/EI23/ TS21 ^{Note}
3	P70/KR0/TS02/ RIN0/SCK21/ SCL21	P73/KR3/TS05/ SO01	P74/KR4/TS06/ INTP8/SI01/ SDA01	P17/CCD01/ TI02/TO02/ EO17/(SO00)/ (TxD0)	P15/SCK20/ SCL20/EO15/ (TI02)/(TO02)	P12/SO00/TxD0 /TOOLTxD/EI12/ EO12/(INTP5)/ (TI05)/(TO05)	P24/ANI4/ TS22 ^{Note}	P26/ANI6/ TS24 ^{Note}
2	P30/INTP3/ TSCAP/ RTC1HZ/EI30/ VCOUT0/ SCK11/SCL11	P72/KR2/TS04/ SO21/TxD A0	P71/KR1/TS03/ SI21/SDA21/ RxD A0	P06/TS11/TI06/ TO06/CLKA0	P14/RxD2/ SI20/SDA20/ VCOUT1/EO14/ (SCLA0)/(TI03)/ (TO03)	P11/SI00/RxD0/ TOOLRxD/ SDA00/EI11/ EO11/(TI06)/ (TO06)	P25/ANI5/ TS23 ^{Note}	P27/ANI7/ TS25 ^{Note}
1	P05/TS10/TI05/ TO05	P50/CCD03/ TS00/EI50/ EO50/INTP1/ SI11/SDA11	P51/CCD02/ EI51/EO51/ INTP2/SO11	P55/(PCLBUZ1)/ (SCK00)	P13/TxD2/SO20 /IVREF1/EO13/ (SDAA0)/(TI04)/ (TO04)	P10/SCK00/ SCL00/EI10/ EO10/(TI07)/ (TO07)	P146	P147/ANI18/ EI147/IVCMP0

Note Not present in products with 128 or fewer Kbytes of code flash memory.

Caution 1. Connect the EVSS0 pin to the same ground as the VSS pin.

Caution 2. Make sure that the voltage on the VDD pin is no less than that on the EVDD0 pin.

Caution 3. Connect the REGC pin to VSS via a capacitor (0.47 to 1 μF).


Remark 1. For pin identification, see **1.4 Pin Identification**.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the VSS and EVSS0 pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

1.3.9 80-pin products

- 80-pin plastic LQFP (14 × 14 mm, 0.65-mm pitch)
- 80-pin plastic LFQFP (12 × 12 mm, 0.50-mm pitch)



Caution 1. Connect the EVss0 pin to the same ground as the Vss pin.

Caution 2. Make sure that the voltage on the VDD pin is no less than that on the EVDD0 pin.

Caution 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD and EVDD0 pins and connect the Vss and EVss0 pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

1.3.10 100-pin products

- 100-pin plastic LFQFP (14 × 14 mm, 0.50-mm pitch)



Caution 1. Connect the EV_{ss0} and EV_{ss1} pins to the same ground as the V_{ss} pin.

Caution 2. Make sure that the voltage on the V_{DD} pin is no less than that on the EV_{DD0} and EV_{DD1} pins. Also make sure that the voltage on the EV_{DD0} is the same as that on the EV_{DD1} pin.


Caution 3. Connect the REGC pin to V_{ss} via a capacitor (0.47 to 1 μF).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the V_{DD}, EV_{DD0}, and EV_{DD1} pins and connect the V_{ss}, EV_{ss0}, and EV_{ss1} pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

- 100-pin plastic LQFP (14 × 20 mm, 0.65-mm pitch)



Caution 1. Connect the EVSS0 and EVSS1 pins to the same ground as the VSS pin.

Caution 2. Make sure that the voltage on the VDD pin is no less than that on the EVDD0 and EVDD1 pins. Also make sure that the voltage on the EVDD0 is the same as that on the EVDD1 pin.

Caution 3. Connect the REGC pin to VSS via a capacitor (0.47 to 1 μ F).


Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0, and EVDD1 pins and connect the VSS, EVSS0, and EVSS1 pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

1.3.11 128-pin products

- 128-pin plastic LFQFP (14 × 20 mm, 0.50-mm pitch)



Caution 1. Connect the EVSS0 and EVSS1 pins to the same ground as the Vss pin.

Caution 2. Make sure that the voltage on the VDD pin is no less than that on the EVDD0 and EVDD1 pins. Also make sure that the voltage on the EVDD0 is the same as that on the EVDD1 pin.

Caution 3. Connect the REGC pin to Vss via a capacitor (0.47 to 1 μF).

Remark 1. For pin identification, see 1.4 Pin Identification.

Remark 2. When using the microcontroller for an application where the noise generated inside the microcontroller must be reduced, it is recommended to supply separate powers to the VDD, EVDD0, and EVDD1 pins and connect the Vss, EVSS0, and EVSS1 pins to separate ground lines.

Remark 3. Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

1.4 Pin Identification

ANI0 to ANI14,		PCLBUZ0, PCLBUZ1:	Programmable clock output/buzzer
ANI16 to ANI26:	Analog input		Output
ANO0, ANO1:	Analog output	REGC:	Regulator capacitance
AVREFM:	Analog reference voltage minus	<u>RESET</u> :	Reset
AVREFP:	Analog reference voltage plus	RIN0:	IR remote controller input
CCD00 to CCD07:	Controlled current drive output	RTC1HZ:	Realtime clock correction clock (1 Hz)
CLKA0, CLKA1:	Asynchronous serial clock output		Output
EI00, EI01, EI10 to EI12,		RxD0 to RxD3,	
EI20 to EI23, EI30, EI31,		RxDA0, RxDA1:	Receive data
EI50, EI51,		SCLA0, SCLA1,	
EI120 to EI122,		SCK00, SCK01, SCK10,	
EI137, EI147:	Logic & event link controller input	SCK11, SCK20, SCK21,	
EO01, EO10 to EO17,		SCK30, SCK31:	Serial clock input/output
EO50, EO51,		SCLA0, SCLA1, SCL00,	
EO60, EO61:	Logic & event link controller output	SCL01, SCL10, SCL11,	
EVDD0, EVDD1:	Power supply for port	SCL20, SCL21, SCL30,	
EVSS0, EVSS1:	Ground for port	SCL31:	Serial clock output
EXCLK:	External clock input	SDAA0, SDAA1, SDA00,	
	(main system clock)	SDA01, SDA10, SDA11,	
EXCLKS:	External clock input	SDA20, SDA21, SDA30,	
	(subsystem clock)	SDA31:	Serial data input/output
INTP0 to INTP11:	Interrupt request from	SI00, SI01, SI10, SI11,	
	Peripheral	SI20, SI21, SI30, SI31:	Serial data input
IVCMP0, IVCMP1:	Comparator input	SO00, SO01, SO10,	
IVREF0, IVREF1:	Comparator reference input	SO11, SO20, SO21,	
KR0 to KR7:	Key return	SO30, SO31:	Serial data output
P00 to P07:	Port 0	TSCAP:	Touch sensor capacitance
P10 to P17:	Port 1	TI00 to TI07, TI10 to TI17:	Timer input
P20 to P27:	Port 2	TO00 to TO07,	
P30 to P37:	Port 3	TO10 to TO17:	Timer output
P40 to P47:	Port 4	TOOL0:	Data input/output for tool
P50 to P57:	Port 5	TOOLRxD, TOOLTxD:	Data input/output for external device
P60 to P67:	Port 6	TS00 to TS15, TS20 to TS35:	Capacitive sensor
P70 to P77:	Port 7	TxD0 to TxD3,	
P80 to P87:	Port 8	TxDA0, TxDA1:	Transmit data
P90 to P97:	Port 9	VBAT:	Battery backup power supply
P100 to P106:	Port 10	VCOUT0, VCOUT1:	Comparator output
P110 to P117:	Port 11	VDD:	Power supply
P120 to P127:	Port 12	VSS:	Ground
P130, P137:	Port 13	X1, X2:	Crystal oscillator (main system clock)
P140 to P147:	Port 14	XT1, XT2:	Crystal oscillator (subsystem clock)
P150 to P156:	Port 15	TOOL0:	Data input/output for tool

1.6 Outline of Functions

[30-, 32-, 36-, 40-, 44-, and 48-pin products]

Caution This outline describes the functions at the time when peripheral I/O redirection register (PIOR) is set to 00H.

(1/3)

Item		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin
		R7F100GAx	R7F100GBx	R7F100GCx	R7F100GEx	R7F100GFx	R7F100GGx
Code flash memory		96 to 256 KB	96 to 256 KB	96 to 256 KB	96 to 256 KB	96 to 768 KB	96 to 768 KB
Data flash memory		8 KB	8 KB	8 KB	8 KB	8 KB	8 KB
RAM		12 to 24 KB	12 to 24 KB	12 to 24 KB	12 to 24 KB	12 to 48 KB	12 to 48 KB
Address space		1 MB					
CPU/peripheral hardware clock frequency (fCLK)		Main system clock HS mode: 1 to 32 MHz (VDD = 1.8 to 5.5 V) Main system clock HS mode: 1 to 4 MHz ^{Note 1} (VDD = 1.6 to 5.5 V) Main system clock LS mode: 1 to 24 MHz (VDD = 1.8 to 5.5 V) Main system clock LS mode: 1 to 4 MHz ^{Note 1} (VDD = 1.6 to 5.5 V) Main system clock LP mode: 1 to 2 MHz ^{Note 2} (VDD = 1.6 to 5.5 V) Subsystem clock: 32.768 kHz (VDD = 1.6 to 5.5 V)					
Main system clock	High-speed system clock (fMX)	1 to 20 MHz					
	High-speed on-chip oscillator clock (fIH)	1 MHz, 2 MHz, 3 MHz, 4 MHz, 6 MHz, 8 MHz, 12 MHz, 16 MHz 24 MHz, 32 MHz					
	Middle-speed on-chip oscillator clock (fIM)	1 MHz, 2 MHz, 4 MHz					
Subsystem clock	Subsystem clock X (fsx)	32.768 kHz (VDD = 2.4 to 5.5 V)			32.768 kHz (VDD = 1.6 to 5.5 V)		
	Low-speed on-chip oscillator clock (fIL)	32.768 kHz (typ.)					
General-purpose registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)					
Minimum instruction execution time		0.03125 μs (at the 32-MHz operation with the high-speed on-chip oscillator clock (fIH))					
Instruction set		• Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits, 16 bits × 16 bits), division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) • Multiplication and accumulation (16 bits × 16 bits + 32 bits) • Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc.					
I/O port	Total number of pins	26	28	32	36	40	44
	CMOS I/O	23 (N-ch open drain I/O [VDD withstand voltage]: 10)	24 (N-ch open drain I/O [VDD withstand voltage]: 10)	28 (N-ch open drain I/O [VDD withstand voltage]: 12)	30 (N-ch open drain I/O [VDD withstand voltage]: 12)	33 (N-ch open drain I/O [VDD withstand voltage]: 12)	36 (N-ch open drain I/O [VDD withstand voltage]: 13)
	CMOS input	1	1	1	3	3	3
	CMOS output	—	—	—	—	—	1
	N-ch open drain I/O (withstand voltage: 6 V)	2	3	3	3	4	4
	Output current control port	6	7	7	7	8	8

(2/3)

Item		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	
		R7F100GAx	R7F100GBx	R7F100GCx	R7F100GEx	R7F100GFx	R7F100GGx	
Timers	16-bit timer	8 channels						
	Watchdog timer	1 channel						
	Realtime clock (RTC)	1 channel						
	32-bit interval timer (TML32)	1 channel in 32-bit mode, 2 channels in 16-bit mode, 4 channels in 8-bit mode						
	Timer output	4 channels (PWM outputs: 3 ^{Note 3}), 8 channels (PWM outputs: 7 ^{Note 3}) ^{Note 4}				5 channels (PWM outputs: 4 ^{Note 3}), 8 channels (PWM outputs: 7 ^{Note 3}) ^{Note 4}		
	RTC output	1 channel						
Clock output/buzzer output		2						
		• 3.91 kHz, 7.81 kHz, 15.63 kHz, 2 MHz, 4 MHz, 8 MHz, 16 MHz (at the 32-MHz operation with the main system clock (f _{MAIN})) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (at the 32.768-kHz operation with the low-speed peripheral clock (fsxp))						
8-/10-/12-bit resolution A/D converter		8 channels	8 channels	8 channels	9 channels	10 channels	10 channels	
D/A converter		2 channels	2 channels	2 channels	2 channels	2 channels	2 channels	
Comparator		2 channels	2 channels	2 channels	2 channels	2 channels	2 channels	
Serial interface		[30- and 32-pin products] • SPI (CSI): 1 channel/simplified I ² C: 1 channel/UART: 1 channel • SPI (CSI): 1 channel/simplified I ² C: 1 channel/UART: 1 channel • SPI (CSI): 1 channel/simplified I ² C: 1 channel/UART (UART supporting LIN-bus): 1 channel [36-, 40-, and 44-pin products] • SPI (CSI): 1 channel/simplified I ² C: 1 channel/UART: 1 channel • SPI (CSI): 1 channel/simplified I ² C: 1 channel/UART: 1 channel • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART (UART supporting LIN-bus): 1 channel [48-pin products] • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART: 1 channel • SPI (CSI): 1 channel/simplified I ² C: 1 channel/UART: 1 channel • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART (UART supporting LIN-bus): 1 channel						
		UARTA	—		1 channel	1 channel	2 channels	2 channels
		I ² C bus	1 channel	1 channel	1 channel	1 channel	2 channels	2 channels
Remote control signal receiver		—	1 channel	1 channel	1 channel	1 channel	1 channel	
Data transfer controller (DTC)		30 sources	30 sources	32 sources	33 sources	35 sources	36 sources	
Logic and event link controller (ELCL)		1						
SNOOZE mode sequencer (SMS)		1						
Capacitive sensing unit		6	7	11	13	14	16	
Vectored interrupt sources	Internal	31	32	35	35	39	39	
	External	6	6	6	7	7	10	
Key interrupt		—	—	—	4	4	6	
Reset		• Reset by $\overline{\text{RESET}}$ pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detectors (LVD0 and LVD1) • Internal reset by illegal instruction execution ^{Note 5} • Internal reset by RAM parity error • Internal reset by illegal-memory access						

(3/3)

Item	30-pin	32-pin	36-pin	40-pin	44-pin	48-pin
	R7F100GAx	R7F100GBx	R7F100GCx	R7F100GEx	R7F100GFx	R7F100GGx
Power-on-reset circuit	Detection voltage • 1.50 V (typ.)					
Voltage detector	Detection voltage • Rising edge: 1.67 to 4.00 V (6 stages) for LVD0 1.67 to 4.16 V (18 stages) for LVD1 • Falling edge : 1.63 to 3.92 V (6 stages) for LVD0 1.63 to 4.08 V (18 stages) for LVD1					
On-chip debugging	Available (tracing supported)					
Power supply voltage	VDD = 1.6 to 5.5 V (2D: Consumer applications), VDD = 1.8 to 5.5 V (3C: Industrial applications)					
Operating ambient temperature	TA = -40 to +85°C (2D: Consumer applications), TA = -40 to +105°C (3C: Industrial applications)					

Note 1. Overwrite the flash memory during operation at 2 MHz or a lower frequency.

Note 2. When the flash memory is to be overwritten, switch to high-speed main (HS) mode or low-speed main (LS) mode.

Note 3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves).
For details, see **7.9.3 Operation for the multiple PWM output function**.

Note 4. This applies when the setting of the PIOR0 bit is 1.

Note 5. In normal operation, executing the instruction code FFH triggers an internal reset, but this is not the case during emulation by the in-circuit emulator or on-chip debugging emulator.

[52-, 64-, 80-, 100-, and 128-pin products]

Caution This outline describes the functions at the time when peripheral I/O redirection register (PIOR) is set to 00H.

(1/3)

Item		52-pin	64-pin	80-pin	100-pin	128-pin
		R7F100GJx	R7F100GLx	R7F100GMx	R7F100GPx	R7F100GSx
Code flash memory		96 to 768 KB	96 to 768 KB	128 to 768 KB	128 to 768 KB	256 to 768 KB
Data flash memory		8 KB	8 KB	8 KB	8 KB	8 KB
RAM		12 to 48 KB	12 to 48 KB	16 to 48 KB	16 to 48 KB	24 to 48 KB
Address space		1 MB				
CPU/peripheral hardware clock frequency (fCLK)		Main system clock HS mode: 1 to 32 MHz (VDD = 1.8 to 5.5 V) Main system clock HS mode: 1 to 4 MHz ^{Note 1} (VDD = 1.6 to 5.5 V) Main system clock LS mode: 1 to 24 MHz (VDD = 1.8 to 5.5 V) Main system clock LS mode: 1 to 4 MHz ^{Note 1} (VDD = 1.6 to 5.5 V) Main system clock LP mode: 1 to 2 MHz ^{Note 2} (VDD = 1.6 to 5.5 V) Subsystem clock: 32.768 kHz (VDD = 1.6 to 5.5 V)				
Main system clock	High-speed system clock (fMX)	1 to 20 MHz				
	High-speed on-chip oscillator clock (fIH)	1 MHz, 2 MHz, 3 MHz, 4 MHz, 6 MHz, 8 MHz, 12 MHz, 16 MHz, 24 MHz, 32 MHz				
	Middle-speed on-chip oscillator clock (fIM)	1 MHz, 2 MHz, 4 MHz				
Subsystem clock	Subsystem clock X (fSX)	32.768 kHz (VDD = 1.6 to 5.5 V)				
	Low-speed on-chip oscillator clock (fIL)	32.768 kHz (typ.)				
General-purpose registers		8 bits × 32 registers (8 bits × 8 registers × 4 banks)				
Minimum instruction execution time		0.03125 μs (at the 32-MHz operation with the high-speed on-chip oscillator clock (fIH))				
Instruction set		• Data transfer (8/16 bits) • Adder and subtractor/logical operation (8/16 bits) • Multiplication (8 bits × 8 bits, 16 bits × 16 bits), division (16 bits ÷ 16 bits, 32 bits ÷ 32 bits) • Multiplication and accumulation (16 bits × 16 bits ÷ 32 bits) • Rotate, barrel shift, and bit manipulation (set, reset, test, and Boolean operation), etc.				
I/O port	Total number of pins	48	58	74	92	120
	CMOS I/O	40 (N-ch open drain I/O [VDD withstand voltage]: 15)	50 (N-ch open drain I/O [EVDD withstand voltage]: 22 ^{Note 6} / 18 ^{Note 7})	66 (N-ch open drain I/O [EVDD withstand voltage]: 27)	84 (N-ch open drain I/O [EVDD withstand voltage]: 31)	112 (N-ch open drain I/O [EVDD withstand voltage]: 33)
	CMOS input	3	3	3	3	3
	CMOS output	1	1	1	1	1
	N-ch open drain I/O (withstand voltage: 6 V)	4	4	4	4	4
	Output current control port	8	8	8	8	8

(2/3)

Item		52-pin	64-pin	80-pin	100-pin	128-pin
		R7F100GJx	R7F100GLx	R7F100GMx	R7F100GPx	R7F100GSx
Timers	16-bit timer	8 channels		12 channels		16 channels
	Watchdog timer	1 channel				
	Realtime clock (RTC)	1 channel				
	32-bit interval timer (TML32)	1 channel in 32-bit mode, 2 channels in 16-bit mode, 4 channels in 8-bit mode				
	Timer output	5 channels (PWM outputs: 4 ^{Note 3}), 8 channels (PWM outputs: 7 ^{Note 3}) ^{Note 4}	8 channels (PWM outputs: 7 ^{Note 3})	12 channels (PWM outputs: 10 ^{Note 3})		16 channels (PWM outputs: 14 ^{Note 3})
	RTC output	1 channel				
Clock output/buzzer output		2	2	2	2	2
		• 3.91 kHz, 7.81 kHz, 15.63 kHz, 2 MHz, 4 MHz, 8 MHz, 16 MHz (at the 32-MHz operation with the main system clock (f _{MAIN})) • 256 Hz, 512 Hz, 1.024 kHz, 2.048 kHz, 4.096 kHz, 8.192 kHz, 16.384 kHz, 32.768 kHz (at the 32.768-kHz operation with the low-speed peripheral clock (f _{SXP}))				
8-/10-/12-bit resolution A/D converter		12 channels	12 channels	17 channels	20 channels	26 channels
D/A converter		2 channels	2 channels	2 channels	2 channels	2 channels
Comparator		2 channels	2 channels	2 channels	2 channels	2 channels
Serial interface		[52-pin products] • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART: 1 channel • SPI (CSI): 1 channel/simplified I ² C: 1 channel/UART: 1 channel • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART (UART supporting LIN-bus): 1 channel				
		[64-pin products] • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART: 1 channel • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART: 1 channel • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART (UART supporting LIN-bus): 1 channel				
		[80-, 100-, and 128-pin products] • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART: 1 channel • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART: 1 channel • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART (UART supporting LIN-bus): 1 channel • SPI (CSI): 2 channels/simplified I ² C: 2 channels/UART: 1 channel				
	UARTA	2 channels	2 channels	2 channels	2 channels	2 channels
	I ² C bus	2 channels	2 channels	2 channels	2 channels	2 channels
Remote control signal receiver		1 channel	1 channel	1 channel	1 channel	1 channel
Data transfer controller (DTC)		36 sources	37 sources	39 sources		
Logic and event link controller (ELCL)		1				
SNOOZE mode sequencer (SMS)		1				
Capacitive sensing unit		20	22	30	32	32

(3/3)

Item		52-pin	64-pin	80-pin	100-pin	128-pin
		R7F100GJx	R7F100GLx	R7F100GMx	R7F100GPx	R7F100GSx
Vectored interrupt sources	Internal	39	39	44	44	48
	External	12	13	13	13	13
Key interrupt		8	8	8	8	8
Reset		• Reset by RESET pin • Internal reset by watchdog timer • Internal reset by power-on-reset • Internal reset by voltage detectors (LVD0 and LVD1) • Internal reset by illegal instruction execution^{Note 5} • Internal reset by RAM parity error • Internal reset by illegal-memory access				
Power-on-reset circuit		Detection voltage • 1.50 V (typ.)				
Voltage detector		Detection voltage • Rising edge: 1.67 to 4.00 V (6 stages) for LVD0 1.67 to 4.16 V (18 stages) for LVD1 • Falling edge: 1.63 to 3.92 V (6 stages) for LVD0 1.63 to 4.08 V (18 stages) for LVD1				
On-chip debugging		Available (tracing supported)				
Power supply voltage		VDD = 1.6 to 5.5 V (2D: Consumer applications), VDD = 1.8 to 5.5 V (3C: Industrial applications)				
Operating ambient temperature		TA = -40 to +85°C (2D: Consumer applications), TA = -40 to +105°C (3C: Industrial applications)				

Note 1. Overwrite the flash memory during operation at 2 MHz or a lower frequency.

Note 2. When the flash memory is to be overwritten, switch to high-speed main (HS) mode or low-speed main (LS) mode.

Note 3. The number of PWM outputs varies depending on the setting of channels in use (the number of masters and slaves).
For details, see **7.9.3 Operation for the multiple PWM output function**.

Note 4. This applies when the setting of the PIOR0 bit is 1.

Note 5. In normal operation, executing the instruction code FFH triggers an internal reset, but this is not the case during emulation by the in-circuit emulator or on-chip debugging emulator.

Note 6. This only applies to the products with 96- and 128-Kbyte flash memory.

Note 7. This only applies to the products with 192- to 768-Kbyte flash memory.

CHAPTER 2 PIN FUNCTIONS

2.1 Functions of Port Pins

Pin I/O buffer power supplies depend on the product. The relationship between these power supplies and the pins is shown below.

Table 2 - 1 Pin I/O Buffer Power Supplies

(1) 30-, 32-, 36-, 40-, 44-, 48-, and 52-pin products

Power Supply	Corresponding Pins
VDD	All pins

(2) 64-pin products

Power Supply	Corresponding Pins
EVDD0	• Port pins other than P20 to P27, P121 to P124, and P137
VDD	• P20 to P27, P121 to P124, and P137 • RESET, REGC

(3) 80-pin products

Power Supply	Corresponding Pins
EVDD0	• Port pins other than P20 to P27, P121 to P124, P137, and P150 to P153
VDD	• P20 to P27, P121 to P124, P137, and P150 to P153 • RESET, REGC

(4) 100- and 128-pin products

Power Supply	Corresponding Pins
EVDD0, EVDD1	• Port pins other than P20 to P27, P121 to P124, P137, and P150 to P156
VDD	• P20 to P27, P121 to P124, P137, and P150 to P156 • RESET, REGC

Caution EVDD0 and EVDD1 should have the same potential.

2.1.1 30-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-33-4	I/O	Analog function	ANI17/TS26 ^{Note 2} / EI00/TI00/TxD1	Port 0. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01 can be set to TTL input buffer. Output of P00 can be set to N-ch open-drain output (VDD tolerance). P00 and P01 can be set for the analog pin functions ^{Note 1} .
P01	8-33-2			ANI16/TS27 ^{Note 2} / EI01/EO01/TO00/RxD1	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/ (TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (VDD tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note 1} .
P11				EI11/EO11/SI00/RxD0/ TOOLRxD/SDA00/(TI06)/ (TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/ TOOLTxD/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/ (SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/SI20/ SDA20/(SCLA0)/(TI03)/ (TO03)	
P15				EO15/PCLBUZ1/SCK20/ SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/ INTP5/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/ (TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 4-bit I/O port. Input or output can be specified in 1-bit units. P20 to P23 can be set for the analog pin functions ^{Note 1} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20 ^{Note 2} / EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/ TS21 ^{Note 2} /EI23	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/ INTP3/RTC1HZ/SCK11/ SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31					
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.

(2/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/INTP1/SI11/SDA11	Port 5. 2-bit I/O port. Output of P50 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/INTP2/SO11	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 2-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 and P61 are N-ch open-drain (6-V tolerance). P60 and P61 can be set as output current control port pins.
P61				EO61/CCD05/SDAA0	
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/EI120	Port 12. 3-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (V_{DD} tolerance). P120 can be set for the analog pin function ^{Note 1} .
P121	7-2-1		Input port	X1/XT1/EI121	
P122				X2/EXCLK/XT2/EXCLKS/EI122	
P137	2-1-3	Input	Input port	EI137/INTP0	Port 13. 1-bit input-only port.
P147	7-9-5	I/O	Analog function	ANI18/IVCMP0/EI147	Port 14. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P147 can be set for the analog pin function ^{Note 1} .
RESET	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to V_{DD} , either directly or via a resistor.

Note 1. Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Note 2. These functions are not present in products with 128 or fewer Kbytes of code flash memory.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.2 32-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-33-4	I/O	Analog function	ANI17/TS26 ^{Note 2} / EI00/TI00/TxD1	Port 0. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01 can be set to TTL input buffer. Output of P00 can be set to N-ch open-drain output (V_{DD} tolerance). P00 and P01 can be set for the analog pin functions ^{Note 1} .
P01	8-33-2			ANI16/TS27 ^{Note 2} / EI01/EO01/TO00/RxD1	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/ (TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (V_{DD} tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note 1} .
P11				EI11/EO11/SI00/RxD0/ TOOLRxD/SDA00/(TI06)/ (TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/ TOOLTxD/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/ (SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/ SI20/SDA20/(SCLA0)/ (TI03)/(TO03)	
P15				EO15/PCLBUZ1/SCK20/ SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/ INTP5/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/ (TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 4-bit I/O port. Input or output can be specified in 1-bit units. P20 to P23 can be set for the analog pin functions ^{Note 1} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20 ^{Note 2} / EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/ TS21 ^{Note 2} /EI23	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/ INTP3/RTC1HZ/SCK11/ SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TS01/EI31/TI03/TO03/ INTP4/PCLBUZ0	
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.

(2/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/INTP1/SI11/SDA11	Port 5. 2-bit I/O port. Output of P50 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/INTP2/SO11	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 3-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P62 are N-ch open-drain (6-V tolerance). P60 to P62 can be set as output current control port pins.
P61				EO61/CCD05/SDAA0	
P62	12-38-1			CCD06	
P70	7-31-2	I/O	Input port	RIN0/TS02	Port 7. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/EI120	Port 12. 3-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (V_{DD} tolerance). P120 can be set for the analog pin function ^{Note 1} .
P121	7-2-1		Input port	X1/XT1/EI121	
P122				X2/EXCLK/XT2/EXCLKS/EI122	
P137	2-1-3	Input	Input port	EI137/INTP0	Port 13. 1-bit input-only port.
P147	7-9-5	I/O	Analog function	ANI18/IVCMP0/EI147	Port 14. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P147 can be set for the analog pin function ^{Note 1} .
RESET	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to V_{DD} , either directly or via a resistor.

Note 1. Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Note 2. These functions are not present in products with 128 or fewer Kbytes of code flash memory.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.3 36-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-31-3	I/O	Input port	TS26 ^{Note 2} / EI00/TI00/TxD1	Port 0. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01 can be set to TTL input buffer. Output of P00 can be set to N-ch open-drain output (V _{DD} tolerance).
P01	8-31-1			TS27 ^{Note 2} /EI01/EO01/ TO00/RxD1	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/ (TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (V _{DD} tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note 1} .
P11				EI11/EO11/SI00/RxD0/ TOOLRxD/SDA00/(TI06)/ (TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/ TOOLTxD/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/ (SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/ SI20/SDA20/(SCLA0)/ (TI03)/(TO03)	
P15				EO15/PCLBUZ1/SCK20/ SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/ INTP5/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/ (TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 6-bit I/O port. Input or output can be specified in 1-bit units. P20 to P25 can be set for the analog pin functions ^{Note 1} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20 ^{Note 2} / EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/ TS21 ^{Note 2} /EI23	
P24	4-33-1			ANI4/TS22 ^{Note 2}	
P25				ANI5/TS23 ^{Note 2}	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/ INTP3/RTC1HZ/SCK11/ SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TS01/EI31/TI03/TO03/ INTP4/PCLBUZ0	
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.

(2/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/INTP1/SI11/SDA11	Port 5. 2-bit I/O port. Output of P50 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/INTP2/SO11	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 3-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P62 are N-ch open-drain (6-V tolerance). P60 to P62 can be set as output current control port pins.
P61				EO61/CCD05/SDAA0	
P62	12-38-1			CCD06	
P70	7-31-2	I/O	Input port	TS02/RIN0/SCK21/SCL21	Port 7. 3-bit I/O port. Input of P71 can be set to TTL input buffer. Output of P71 and P72 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P71	8-31-2			TS03/SI21/SDA21/RxDA0	
P72	7-31-3			TS04/SO21/TxDA0	
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/EI120	Port 12. 3-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (V_{DD} tolerance). P120 can be set for the analog pin function ^{Note 1} .
P121	7-2-1		Input port	X1/XT1/EI121	
P122				X2/EXCLK/XT2/EXCLKS/EI122	
P137	2-1-3	Input	Input port	EI137/INTP0	Port 13. 1-bit input-only port.
P147	7-9-5	I/O	Analog function	ANI18/IVCMP0/EI147	Port 14. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P147 can be set for the analog pin function ^{Note 1} .
$\overline{\text{RESET}}$	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to V_{DD} , either directly or via a resistor.

Note 1. Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Note 2. These functions are not present in products with 128 or fewer Kbytes of code flash memory.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.4 40-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-31-3	I/O	Input port	TS26 ^{Note 2} /EI00/TI00/TxD1	Port 0. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01 can be set to TTL input buffer. Output of P00 can be set to N-ch open-drain output (V _{DD} tolerance).
P01	8-31-1			TS27 ^{Note 2} /EI01/EO01/TO00/RxD1	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/(TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (V _{DD} tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note 1} .
P11				EI11/EO11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)	
P15				EO15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/INTP5/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/(TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 7-bit I/O port. Input or output can be specified in 1-bit units. P20 to P26 can be set for the analog pin functions ^{Note 1} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20 ^{Note 2} /EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/TS21 ^{Note 2} /EI23	
P24	4-33-1			ANI4/TS22 ^{Note 2}	
P25				ANI5/TS23 ^{Note 2}	
P26				ANI6/TS24 ^{Note 2}	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/INTP3/RTC1HZ/SCK11/SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TS01/EI31/TI03/TO03/INTP4/PCLBUZ0	
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.

(2/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/INTP1/SI11/SDA11	Port 5. 2-bit I/O port. Output of P50 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/INTP2/SO11	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 3-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P62 are N-ch open-drain (6-V tolerance). P60 to P62 can be set as output current control port pins.
P61				EO61/CCD05/SDAA0	
P62	12-38-1			CCD06	
P70	7-31-2	I/O	Input port	TS02/RIN0/KR0/SCK21/SCL21	Port 7. 4-bit I/O port. Input of P71 can be set to TTL input buffer. Output of P71 and P72 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P71	8-31-2			TS03/KR1/SI21/SDA21/RxDA0	
P72	7-31-3			TS04/KR2/SO21/TxDA0	
P73	7-31-2			TS05/KR3	
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/EI120	Port 12. 3-bit I/O port and 2-bit input-only port. For P120 to P122, input or output can be specified in 1-bit units. For P120 to P122, use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (V_{DD} tolerance). P120 can be set for the analog pin function ^{Note 1} .
P121	7-2-1		Input port	X1/VBAT/EI121	
P122				X2/EXCLK/EI122	
P123	2-2-1		Input	XT1	
P124				XT2/EXCLKS	
P137	2-1-3	Input	Input port	EI137/INTP0	Port 13. 1-bit input-only port.
P147	7-9-5	I/O	Analog function	ANI18/IVCMP0/EI147	Port 14. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P147 can be set for the analog pin function ^{Note 1} .
RESET	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to V_{DD} , either directly or via a resistor.

Note 1. Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Note 2. These functions are not present in products with 128 or fewer Kbytes of code flash memory.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.5 44-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-31-3	I/O	Input port	TS26 ^{Note 2} /EI00/TI00/TxD1	Port 0. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01 can be set to TTL input buffer. Output of P00 can be set to N-ch open-drain output (V _{DD} tolerance).
P01	8-31-1			TS27 ^{Note 2} /EI01/EO01/TO00/RxD1	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/(TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (V _{DD} tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note 1} .
P11				EI11/EO11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)	
P15				EO15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/INTP5/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/(TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 8-bit I/O port. Input or output can be specified in 1-bit units. P20 and P27 can be set for the analog pin functions ^{Note 1} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20 ^{Note 2} /EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/TS21 ^{Note 2} /EI23	
P24	4-33-1			ANI4/TS22 ^{Note 2}	
P25				ANI5/TS23 ^{Note 2}	
P26				ANI6/TS24 ^{Note 2}	
P27				ANI7/TS25 ^{Note 2}	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/INTP3/RTC1HZ/SCK11/SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TS01/EI31/TI03/TO03/INTP4/PCLBUZ0	
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P41 can be set to TTL input buffer.
P41	8-1-3			RxDA1/TI07/TO07	

(2/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/INTP1/SI11/SDA11	Port 5. 2-bit I/O port. Output of P50 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/INTP2/SO11	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 4-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P63 are N-ch open-drain (6-V tolerance). P60 to P63 can be set as output current control port pins.
P61				EO61/CCD05/SDAA0	
P62	12-38-2			CCD06/SCLA1	
P63				CCD07/SDAA1	
P70	7-31-2	I/O	Input port	TS02/RIN0/KR0/SCK21/SCL21	Port 7. 4-bit I/O port. Input of P71 can be set to TTL input buffer. Output of P71 and P72 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P71	8-31-2			TS03/KR1/SI21/SDA21/RxDA0	
P72	7-31-3			TS04/KR2/SO21/TxDA0	
P73	7-31-2			TS05/KR3	
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/TxDA1/EI120	Port 12. 3-bit I/O port and 2-bit input-only port. For P120 to P122, input or output can be specified in 1-bit units. For P120 to P122, use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (V_{DD} tolerance). P120 can be set for the analog pin function ^{Note 1} .
P121	7-2-1		Input port	X1/VBAT/EI121	
P122				X2/EXCLK/EI122	
P123	2-2-1		Input	XT1	
P124				XT2/EXCLKS	
P137	2-1-3	Input	Input port	EI137/INTP0	Port 13. 1-bit input-only port.
P146	7-1-3	I/O	Input port	—	Port 14. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P147 can be set for the analog pin function ^{Note 1} .
P147	7-9-5		Analog function	ANI18/IVCMP0/EI147	
RESET	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to V_{DD} , either directly or via a resistor.

Note 1. Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Note 2. These functions are not present in products with 128 or fewer Kbytes of code flash memory.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.6 48-pin products

(1/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-31-3	I/O	Input port	TS26 ^{Note 2} /EI00/TI00/TxD1	Port 0. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01 can be set to TTL input buffer. Output of P00 can be set to N-ch open-drain output (V _{DD} tolerance).
P01	8-31-1			TS27 ^{Note 2} /EI01/EO01/TO00/RxD1	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/(TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (V _{DD} tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note 1} .
P11				EI11/EO11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)	
P15				EO15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/INTP5/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/(TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 8-bit I/O port. Input or output can be specified in 1-bit units. P20 to P27 can be set for the analog pin functions ^{Note 1} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20 ^{Note 2} /EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/TS21 ^{Note 2} /EI23	
P24	4-33-1			ANI4/TS22 ^{Note 2}	
P25				ANI5/TS23 ^{Note 2}	
P26				ANI6/TS24 ^{Note 2}	
P27				ANI7/TS25 ^{Note 2}	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/INTP3/RTC1HZ/SCK11/SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TS01/EI31/TI03/TO03/INTP4/(PCLBUZ0)	
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P41 can be set to TTL input buffer.
P41	8-1-3			RxDA1/TI07/TO07	

(2/2)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/INTP1/SI11/SDA11	Port 5. 2-bit I/O port. Output of P50 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/INTP2/SO11	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 4-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P63 are N-ch open-drain (6-V tolerance). P60 to P63 can be set as output current control port pins.
P61				EO61/CCD05/SDAA0	
P62	12-38-2			CCD06/SCLA1	
P63				CCD07/SDAA1	
P70	7-31-2	I/O	Input port	TS02/RIN0/KR0/SCK21/SCL21	Port 7. 6-bit I/O port. Input of P71 can be set to TTL input buffer. Output of P71, P72, and P74 can be set to N-ch open-drain output (V_{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P71	8-31-2			TS03/KR1/SI21/SDA21/RxDA0	
P72	7-31-3			TS04/KR2/SO21/TxDA0	
P73	7-31-2			TS05/KR3/SO01	
P74	7-31-3			TS06/KR4/INTP8/SI01/SDA01	
P75	7-31-2			TS07/KR5/INTP9/SCK01/SCL01	
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/TxDA1/EI120	Port 12. 3-bit I/O port and 2-bit input-only port. For P120 to P122, input or output can be specified in 1-bit units. For P120 to P122, use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (V_{DD} tolerance). P120 can be set for the analog pin function ^{Note 1} .
P121	7-2-1		Input port	X1/VBAT/EI121	
P122				X2/EXCLK/EI122	
P123	2-2-1		Input	XT1	
P124				XT2/EXCLKS	
P130	1-1-1	Output	Output port	—	Port 13. 1-bit output-only port and 1-bit input-only port.
P137	2-1-3	Input	Input port	EI137/INTP0	
P140	7-1-3	I/O	Input port	PCLBUZ0/INTP6	Port 14. 3-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P147 can be set for the analog pin function ^{Note 1} .
P146				—	
P147	7-9-5		Analog function	ANI18/IVCMP0/EI147	
RESET	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to V_{DD} , either directly or via a resistor.

Note 1. Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Note 2. These functions are not present in products with 128 or fewer Kbytes of code flash memory.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.7 52-pin products

(1/3)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-31-3	I/O	Input port	TS26 ^{Note 2} /EI00/TI00	Port 0. 4-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01 and P03 can be set to TTL input buffer. Output of P00, P02, and P03 can be set to N-ch open-drain output (V _{DD} tolerance). P02 and P03 can be set for the analog pin functions ^{Note 1} .
P01	8-31-1			TS27 ^{Note 2} /EI01/EO01/TO00	
P02	7-33-4		Analog function	ANI17/TS28 ^{Note 2} /TxD1	
P03	8-33-3			ANI16/TS29 ^{Note 2} /RxD1	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/(TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (V _{DD} tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note 1} .
P11				EI11/EO11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/TOOLTxD/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)	
P15				EO15/PCLBUZ1/SCK20/SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/INTP5/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/(TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 8-bit I/O port. Input or output can be specified in 1-bit units. P20 to P27 can be set for the analog pin functions ^{Note 1} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20 ^{Note 2} /EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/TS21 ^{Note 2} /EI23	
P24	4-33-1			ANI4/TS22 ^{Note 2}	
P25				ANI5/TS23 ^{Note 2}	
P26				ANI6/TS24 ^{Note 2}	
P27				ANI7/TS25 ^{Note 2}	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/INTP3/RTC1HZ/SCK11/SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TS01/EI31/TI03/TO03/INTP4/(PCLBUZ0)	
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P41 can be set to TTL input buffer.
P41	8-1-3			RxDA1/TI07/TO07	

(2/3)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/INTP1/SI11/SDA11	Port 5. 2-bit I/O port. Output of P50 can be set to N-ch open-drain output (V _{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/INTP2/SO11	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 4-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P63 are N-ch open-drain (6-V tolerance). P60 to P63 can be set as output current control port pins.
P61				EO61/CCD05/SDAA0	
P62	12-38-2			CCD06/SCLA1	
P63				CCD07/SDAA1	
P70	7-31-2	I/O	Input port	TS02/RIN0/KR0/SCK21/SCL21	Port 7. 8-bit I/O port. Input of P71 can be set to TTL input buffer. Output of P71, P72, and P74 can be set to N-ch open-drain output (V _{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P71	8-31-2			TS03/KR1/SI21/SDA21/RxDA0	
P72	7-31-3			TS04/KR2/SO21/TxDA0	
P73	7-31-2			TS05/KR3/SO01	
P74	7-31-3			TS06/KR4/INTP8/SI01/SDA01	
P75	7-31-2			TS07/KR5/INTP9/SCK01/SCL01	
P76				TS08/KR6/INTP10/(RxD2)	
P77				TS09/KR7/INTP11/(TxD2)	
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/TxDA1/EI120	Port 12. 3-bit I/O port and 2-bit input-only port. For P120 to P122, input or output can be specified in 1-bit units. For P120 to P122, use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (V _{DD} tolerance). P120 can be set for the analog pin function ^{Note 1} .
P121	7-2-1		Input port	X1/VBAT/EI121	
P122				X2/EXCLK/EI122	
P123	2-2-1		Input	XT1	
P124				XT2/EXCLKS	
P130	1-1-1	Output	Output port	—	Port 13. 1-bit output-only port and 1-bit input-only port.
P137	2-1-3	Input	Input port	EI137/INTP0	
P140	7-1-3	I/O	Input port	PCLBUZ0/INTP6	Port 14. 3-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P147 can be set for the analog pin function ^{Note 1} .
P146				—	
P147	7-9-5		Analog function	ANI18/IVCMP0/EI147	

(3/3)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
RESET	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to VDD, either directly or via a resistor.

Note 1. Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Note 2. These functions are not present in products with 128 or fewer Kbytes of code flash memory.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.8 64-pin products

(1/3)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-31-3	I/O	Input port	TS26 ^{Note 2} /EI00/TI00	Port 0. 7-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01, P03, and P04 can be set to TTL input buffer. Output of P00 and P02 to P04 can be set to N-ch open-drain output (EV _{DD} tolerance). P02 and P03 can be set for the analog pin functions ^{Note 1} .
P01	8-31-1			TS27 ^{Note 2} /EI01/EO01/TO00	
P02	7-33-4		Analog function	ANI17/TS28 ^{Note 2} /SO10/TxD1	
P03	8-33-3			ANI16/TS29 ^{Note 2} /SI10/RxD1/SDA10	
P04	8-1-10		Input port	SCK10/SCL10	
P05	7-31-2			TS10/TI05/TO05	
P06				TS11/TI06/TO06/CLKA0	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/(TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (EV _{DD} tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note 1} .
P11				EI11/EO11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)	
P15				EO15/SCK20/SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/INTP5/(SI00)/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/(SO00)/(TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 8-bit I/O port. Input or output can be specified in 1-bit units. P20 to P27 can be set for the analog pin functions ^{Note 1} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20 ^{Note 2} /EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/TS21 ^{Note 2} /EI23	
P24	4-33-1			ANI4/TS22 ^{Note 2}	
P25				ANI5/TS23 ^{Note 2}	
P26				ANI6/TS24 ^{Note 2}	
P27				ANI7/TS25 ^{Note 2}	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/INTP3/RTC1HZ/SCK11/SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TS01/EI31/TI03/TO03/INTP4/(PCLBUZ0)	

(2/3)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 4-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P41 and P43 ^{Note 2} can be set to TTL input buffer. Output of P42 and P43 ^{Note 2} can be set to N-ch open-drain output (EV ^{DD} tolerance).
P41	8-1-3			RxDA1/TI07/TO07	
P42	7-1-11			TxDA1/TI04/TO04	
P43	8-1-10			CLKA1	
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/INTP1/SI11/SDA11	Port 5. 6-bit I/O port. Input of P53 ^{Note 2} , P54 ^{Note 2} , and P55 can be set to TTL input buffer. Output of P50, P52 to 54 ^{Note 2} , and P55 can be set to N-ch open-drain output (EV ^{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/INTP2/SO11	
P52	7-1-11			(INTP10)	
P53	8-1-10			(INTP11)	
P54				—	
P55				(PCLBUZ1)/(SCK00)	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 4-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P63 are N-ch open-drain (6-V tolerance). P60 to P63 can be set as output current control port pins.
P61	EO61/CCD05/SDAA0				
P62	12-38-2			CCD06/SCLA1	
P63	CCD07/SDAA1				
P70	7-31-2	I/O	Input port	TS02/RIN0/KR0/SCK21/SCL21	Port 7. 8-bit I/O port. Input of P71 can be set to TTL input buffer. Output of P71, P72, and P74 can be set to N-ch open-drain output (EV ^{DD} tolerance). Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P71	8-31-2			TS03/KR1/SI21/SDA21/RxDA0	
P72	7-31-3			TS04/KR2/SO21/TxDA0	
P73	7-31-2			TS05/KR3/SO01	
P74	7-31-3			TS06/KR4/INTP8/SI01/SDA01	
P75	7-31-2			TS07/KR5/INTP9/SCK01/SCL01	
P76				TS08/KR6/INTP10/(RxD2)	
P77				TS09/KR7/INTP11/(TxD2)	
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/EI120	Port 12. 3-bit I/O port and 2-bit input-only port. For P120 to P122, input or output can be specified in 1-bit units. For P120 to P122, use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (EV ^{DD} tolerance). P120 can be set for the analog pin function ^{Note 1} .
P121	7-2-1		Input port	X1/VBAT/EI121	
P122				X2/EXCLK/EI122	
P123	2-2-1		Input	XT1	
P124				XT2/EXCLKS	
P130	1-1-1	Output	Output port	—	Port 13. 1-bit output-only port and 1-bit input-only port.
P137	2-1-3	Input	Input port	EI137/INTP0	

(3/3)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P140	7-1-3	I/O	Input port	PCLBUZ0/INTP6	Port 14. 4-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P147 can be set for the analog pin function ^{Note 1} .
P141				PCLBUZ1/INTP7	
P146				—	
P147	7-9-5	I/O	Analog function	ANI18/IVCMP0/EI147	P147 can be set for the analog pin function ^{Note 1} .
RESET	2-1-1		—	—	

Note 1. Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Note 2. These functions are not present in products with 128 or fewer Kbytes of code flash memory.

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.9 80-pin products

(1/3)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-31-3	I/O	Input port	TS26/EI00/TI00	Port 0. 7-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01, P03, and P04 can be set to TTL input buffer. Output of P00 and P02 to P04 can be set to N-ch open-drain output (EV _{DD} tolerance). P02 and P03 can be set for the analog pin functions ^{Note} .
P01	8-31-1			TS27/EI01/EO01/TO00	
P02	7-33-4		Analog function	ANI17/TS28/SO10/TxD1	
P03	8-33-3			ANI16/TS29/SI10/RxD1/SDA10	
P04	8-1-10		Input port	SCK10/SCL10	
P05	7-31-2			TS10/TI05/TO05	
P06				TS11/TI06/TO06/CLKA0	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/(TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (EV _{DD} tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note} .
P11				EI11/EO11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)	
P15				EO15/SCK20/SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/INTP5/(SI00)/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/(SO00)/(TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 8-bit I/O port. Input or output can be specified in 1-bit units. P20 to P27 can be set for the analog pin functions ^{Note} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20/EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/TS21/EI23	
P24	4-33-1			ANI4/TS22	
P25				ANI5/TS23	
P26				ANI6/TS24	
P27				ANI7/TS25	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/INTP3/RTC1HZ/SCK11/SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TS01/EI31/TI03/TO03/INTP4/(PCLBUZ0)	

(2/3)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 6-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P41, P43, and P44 can be set to TTL input buffer. Output of P42 to P45 can be set to N-ch open-drain output (EV $\overline{DD}$ tolerance).
P41	8-1-3			RxDA1/TI07/TO07	
P42	7-1-11			TxDA1/TI04/TO04	
P43	8-1-10			SCK01/SCL01/CLKA1	
P44				SI01/SDA01	
P45	7-1-11			SO01	
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/INTP1/SI11/SDA11	Port 5. 6-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P53 to P55 can be set to TTL input buffer. Output of P50 and P52 to P55 can be set to N-ch open-drain output (EV $\overline{DD}$ tolerance). P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/INTP2/SO11	
P52	7-1-11			SO31	
P53	8-1-10			SI31/SDA31	
P54				SCK31/SCL31	
P55				(PCLBUZ1)/(SCK00)	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 8-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P63 are N-ch open-drain (6-V tolerance). For P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting at input port. P60 to P63 can be set as output current control port pins.
P61				EO61/CCD05/SDAA0	
P62	12-38-2			CCD06/SCLA1	
P63				CCD07/SDAA1	
P64	7-31-2			TS12/TI10/TO10	
P65				TS13/TI11/TO11	
P66				TS14/TI12/TO12	
P67				TS15/TI13/TO13	
P70	7-31-2	I/O	Input port	TS02/RIN0/KR0/SCK21/SCL21	Port 7. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P71 can be set to TTL input buffer. Output of P71, P72, and P74 can be set to N-ch open-drain output (EV $\overline{DD}$ tolerance).
P71	8-31-2			TS03/KR1/SI21/SDA21/RxDA0	
P72	7-31-3			TS04/KR2/SO21/TxDA0	
P73	7-31-2			TS05/KR3	
P74	7-31-3			TS06/KR4/INTP8	
P75	7-31-2			TS07/KR5/INTP9	
P76				TS08/KR6/INTP10/(RxD2)	
P77				TS09/KR7/INTP11/(TxD2)	
P100	7-3-3	I/O	Analog function	ANI20	Port 10. 1-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P100 can be set for the analog pin function ^{Note} .
P110	7-1-3	I/O	Input port	(INTP10)	Port 11. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P111				(INTP11)	

(3/3)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/EI120	Port 12. 3-bit I/O port and 2-bit input-only port. For P120 to P122, input or output can be specified in 1-bit units. For P120 to P122, use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (EV DD tolerance). P120 can be set for the analog pin function ^{Note} .
P121	7-2-1		Input port	X1/VBAT/EI121	
P122				X2/EXCLK/EI122	
P123	2-2-1	Input		XT1	
P124			XT2/EXCLKS		
P130	1-1-1	Output	Output port	—	Port 13. 1-bit output-only port and 1-bit input-only port.
P137	2-1-3	Input	Input port	EI137/INTP0	
P140	7-1-3	I/O	Input port	PCLBUZ0/INTP6	Port 14. 7-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P142 and P143 can be set to TTL input buffer. Output of P142 to P144 can be set to N-ch open-drain output (EV DD tolerance). P147 can be set for the analog pin function ^{Note} .
P141	PCLBUZ1/INTP7				
P142	8-1-10			SCK30/SCL30	
P143				SI30/RxD3/SDA30	
P144	7-1-11			SO30/TxD3	
P146	7-1-3			—	
P147	7-9-5		Analog function	ANI18/IVCMP0/EI147	
P150	4-33-1	I/O	Analog function	ANI8/TS30	Port 15. 4-bit I/O port. Input or output can be specified in 1-bit units. P150 to P157 can be set for the analog pin functions ^{Note} .
P151				ANI9/TS31	
P152				ANI10/TS32	
P153				ANI11/TS33	
RESET	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to V DD , either directly or via a resistor.

Note Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR).
Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.10 100-pin products

(1/4)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-31-3	I/O	Input port	TS26/EI00/TI00	Port 0. 7-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01, P03, and P04 can be set to TTL input buffer. Output of P00 and P02 to P04 can be set to N-ch open-drain output (EV _{DD} tolerance). P02 and P03 can be set for the analog pin functions ^{Note} .
P01	8-31-1			TS27/EI01/EO01/TO00	
P02	7-33-4		Analog function	ANI17/TS28/SO10/TxD1	
P03	8-33-3			ANI16/TS29/SI10/RxD1/SDA10	
P04	8-1-10		Input port	SCK10/SCL10	
P05	7-31-2			TS10	
P06				TS11	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/(TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (EV _{DD} tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note} .
P11				EI11/EO11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)	
P15				EO15/SCK20/SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/INTP5/(SI00)/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/(SO00)/(TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 8-bit I/O port. Input or output can be specified in 1-bit units. P20 to P27 can be set for the analog pin functions ^{Note} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20/EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/TS21/EI23	
P24	4-33-1			ANI4/TS22	
P25				ANI5/TS23	
P26				ANI6/TS24	
P27				ANI7/TS25	
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/INTP3/RTC1HZ/SCK11/SCL11	Port 3. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P31				TS01/EI31/TI03/TO03/INTP4/(PCLBUZ0)	

(2/4)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P41, P43, and P44 can be set to TTL input buffer. Output of P42 to P45 can be set to N-ch open-drain output (EV $\overline{\text{DD}}$ tolerance).
P41	8-1-3			RxDA1	
P42	7-1-11			TxDA1/TI04/TO04	
P43	8-1-10			SCK01/SCL01/CLKA1	
P44				SI01/SDA01	
P45	7-1-11			SO01	
P46	7-1-3			INTP1/TI05/TO05	
P47				INTP2	
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03/SI11/SDA11	Port 5. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P53 to P55 can be set to TTL input buffer. Output of P50 and P52 to P55 can be set to N-ch open-drain output (EV $\overline{\text{DD}}$ tolerance). P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02/SO11	
P52	7-1-11			SO31	
P53	8-1-10			SI31/SDA31	
P54				SCK31/SCL31	
P55				(PCLBUZ1)/(SCK00)	
P56	7-1-3			(INTP1)	
P57				(INTP3)	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 8-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P63 are N-ch open-drain (6-V tolerance). For P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting at input port. P60 to P63 can be set as output current control port pins.
P61				EO61/CCD05/SDAA0	
P62	12-38-2			CCD06/SCLA1	
P63				CCD07/SDAA1	
P64	7-31-2			TS12/TI10/TO10	
P65				TS13/TI11/TO11	
P66				TS14/TI12/TO12	
P67				TS15/TI13/TO13	
P70	7-31-2	I/O	Input port	TS02/RIN0/KR0/SCK21/SCL21	Port 7. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P71 can be set to TTL input buffer. Output of P71, P72, and P74 can be set to N-ch open-drain output (EV $\overline{\text{DD}}$ tolerance).
P71	8-31-2			TS03/KR1/SI21/SDA21	
P72	7-31-3			TS04/KR2/SO21	
P73	7-31-2			TS05/KR3	
P74	7-31-3			TS06/KR4/INTP8	
P75	7-31-2			TS07/KR5/INTP9	
P76				TS08/KR6/INTP10/(RxD2)	
P77				TS09/KR7/INTP11/(TxD2)	

(3/4)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P80	8-1-10	I/O	Input port	(SCK10)/(SCL10)	Port 8. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P80, P81, and P84 can be set to TTL input buffer. Output of P80 to P83 can be set to N-ch open-drain output (EVDD tolerance).
P81				(SI10)/(RxD1)/(SDA10)	
P82	7-1-11			(SO10)/(TxD1)	
P83				TxDA0	
P84	8-1-3			RxDA0/(INTP6)	
P85	7-1-3			CLKA0/(INTP7)	
P86				(INTP8)	
P87				(INTP9)	
P100	7-3-3			I/O	
P101	7-1-3	Input port	—		
P102			TI06/TO06		
P110	7-1-3	I/O	Input port	(INTP10)	Port 11. 2-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port.
P111				(INTP11)	
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/EI120	Port 12. 3-bit I/O port and 2-bit input-only port. For P120 to P122, input or output can be specified in 1-bit units. For P120 to P122, use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (EVDD tolerance). P120 can be set for the analog pin function Note .
P121	7-2-1		Input port	X1/VBAT/EI121	
P122				X2/EXCLK/EI122	
P123	2-2-1		Input	XT1	
P124				XT2/EXCLKS	
P130	1-1-1	Output	Output port	—	Port 13. 1-bit output-only port and 1-bit input-only port.
P137	2-1-3	Input	Input port	EI137/INTP0	
P140	7-1-3	I/O	Input port	PCLBUZ0/INTP6	Port 14. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P142 and P143 can be set to TTL input buffer. Output of P142 to P144 can be set to N-ch open-drain output (EVDD tolerance). P147 can be set for the analog pin function Note .
P141				PCLBUZ1/INTP7	
P142	8-1-10			SCK30/SCL30	
P143				SI30/RxD3/SDA30	
P144	7-1-11			SO30/TxD3	
P145	7-1-3			TI07/TO07	
P146				(INTP4)	
P147	7-9-5			Analog function	
P150	4-33-1		I/O	Analog function	
P151		ANI9/TS31			
P152		ANI10/TS32			
P153		ANI11/TS33			
P154		ANI12/TS34			
P155		ANI13/TS35			
P156	4-3-5	ANI14			

(4/4)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
RESET	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to VDD, either directly or via a resistor.

Note Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.1.11 128-pin products

(1/4)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P00	7-31-3	I/O	Input port	TS26/EI00/TI00	Port 0. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P01, P03, and P04 can be set to TTL input buffer. Output of P00 and P02 to P04 can be set to N-ch open-drain output (EVDD tolerance). P02 and P03 can be set for the analog pin functions ^{Note} .
P01	8-31-1			TS27/EI01/EO01/TO00	
P02	7-33-4		Analog function	ANI17/TS28/SO10/TxD1	
P03	8-33-3			ANI16/TS29/SI10/RxD1/SDA10	
P04	8-1-10		Input port	SCK10/SCL10	
P05	7-31-2			TS10	
P06				TS11	
P07	7-1-3			—	
P10	8-1-11	I/O	Input port	EI10/EO10/SCK00/SCL00/(TI07)/(TO07)	Port 1. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P10, P11, and P13 to P17 can be set to TTL input buffer. Output of P10 to P15 and P17 can be set to N-ch open-drain output (EVDD tolerance). P16 and P17 can be set as output current control port pins. P13 can be set for the analog pin function ^{Note} .
P11				EI11/EO11/SI00/RxD0/TOOLRxD/SDA00/(TI06)/(TO06)	
P12	7-1-12			EI12/EO12/SO00/TxD0/TOOLTxD/(INTP5)/(TI05)/(TO05)	
P13	8-6-9		Analog function	IVREF1/EO13/TxD2/SO20/(SDAA0)/(TI04)/(TO04)	
P14	8-1-11		Input port	VCOUT1/EO14/RxD2/SI20/SDA20/(SCLA0)/(TI03)/(TO03)	
P15				EO15/SCK20/SCL20/(TI02)/(TO02)	
P16	8-38-1			EO16/CCD00/TI01/TO01/INTP5/(SI00)/(RxD0)	
P17	8-38-2			EO17/CCD01/TI02/TO02/(SO00)/(TxD0)	
P20	4-3-5	I/O	Analog function	ANI0/AVREFP/EI20	Port 2. 8-bit I/O port. Input or output can be specified in 1-bit units. P20 to P27 can be set for the analog pin functions ^{Note} .
P21				ANI1/AVREFM/EI21	
P22	4-35-1			ANI2/ANO0/TS20/EI22	
P23	4-37-1			ANI3/ANO1/IVREF0/TS21/EI23	
P24	4-33-1			ANI4/TS22	
P25				ANI5/TS23	
P26				ANI6/TS24	
P27				ANI7/TS25	

(2/4)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P30	7-31-2	I/O	Input port	VCOUT0/TSCAP/EI30/INTP3/RTC1HZ	Port 3. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P33 can be set to TTL input buffer. Output of P34 can be set to N-ch open-drain output (EV _{DD} tolerance). P35 to P37 can be set for the analog pin functions Note .
P31				TS01/EI31/TI03/TO03/INTP4/(PCLBUZ0)	
P32	7-1-3			CLKA1	
P33	8-1-3			RxDA1	
P34	7-1-11			TxDA1	
P35	7-3-3		Analog function	ANI23	
P36				ANI22	
P37				ANI21	
P40	7-1-3	I/O	Input port	TOOL0	Port 4. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P41, P43, and P44 can be set to TTL input buffer. Output of P42 to P45 can be set to N-ch open-drain output (EV _{DD} tolerance).
P41	8-1-3			—	
P42	7-1-11			TI04/TO04	
P43	8-1-10			SCK01/SCL01	
P44				SI01/SDA01	
P45	7-1-11			SO01	
P46	7-1-3			INTP1/TI05/TO05	
P47				INTP2	
P50	7-39-1	I/O	Input port	TS00/EI50/EO50/CCD03	Port 5. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P53 to P55 can be set to TTL input buffer. Output of P50 and P52 to P55 can be set to N-ch open-drain output (EV _{DD} tolerance). P50 and P51 can be set as output current control port pins.
P51	7-38-1			EI51/EO51/CCD02	
P52	7-1-11			SO31	
P53	8-1-10			SI31/SDA31	
P54				SCK31/SCL31	
P55				(PCLBUZ1)/(SCK00)	
P56	7-1-3			(INTP1)	
P57				(INTP3)	
P60	12-38-3	I/O	Input port	EO60/CCD04/SCLA0	Port 6. 8-bit I/O port. Input or output can be specified in 1-bit units. The outputs of P60 to P63 are N-ch open-drain (6-V tolerance). For P64 to P67, use of an on-chip pull-up resistor can be specified by a software setting at input port. P60 to P63 can be set as output current control port pins.
P61	12-38-2			EO61/CCD05/SDAA0	
P62				CCD06/SCLA1	
P63				CCD07/SDAA1	
P64	7-31-2			TS12/TI10/TO10	
P65				TS13/TI11/TO11	
P66				TS14/TI12/TO12	
P67				TS15/TI13/TO13	

(3/4)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P70	7-31-2	I/O	Input port	TS02/RIN0/KR0/SCK21/SCL21	Port 7. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P71 can be set to TTL input buffer. Output of P71, P72, and P74 can be set to N-ch open-drain output (EV $\overline{DD}$ tolerance).
P71	8-31-2			TS03/KR1/SI21/SDA21	
P72	7-31-3			TS04/KR2/SO21	
P73	7-31-2			TS05/KR3	
P74	7-31-3			TS06/KR4/INTP8	
P75	7-31-2			TS07/KR5/INTP9	
P76				TS08/KR6/INTP10/(RxD2)	
P77				TS09/KR7/INTP11/(TxD2)	
P80	8-1-10	I/O	Input port	(SCK10)/(SCL10)	Port 8. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P80, P81, and P84 can be set to TTL input buffer. Output of P80 to P83 can be set to N-ch open-drain output (EV $\overline{DD}$ tolerance).
P81				(SI10)/(RxD1)/(SDA10)	
P82	7-1-11			(SO10)/(TxD1)	
P83				TxDA0	
P84	8-1-3			RxDA0/(INTP6)	
P85	7-1-3			CLKA0/(INTP7)	
P86				(INTP8)	
P87				(INTP9)	
P90	7-1-3	I/O	Input port	—	Port 9. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P96 can be set to N-ch open-drain output (EV $\overline{DD}$ tolerance).
P91				—	
P92				—	
P93				—	
P94				—	
P95				SCK11/SCL11	
P96	7-1-11			SI11/SDA11	
P97	7-1-3			SO11	
P100	7-3-3	I/O	Analog function	ANI20	Port 10. 7-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P100 can be set for the analog pin function ^{Note} .
P101	7-1-3		Input port	—	
P102				TI06/TO06	
P103				TI14/TO14	
P104				TI15/TO15	
P105				TI16/TO16	
P106				TI17/TO17	
P110	7-1-3	I/O	Input port	(INTP10)	Port 11. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. P115 to P117 can be set for the analog pin functions ^{Note} .
P111				(INTP11)	
P112				—	
P113				—	
P114				—	
P115	7-3-3		Analog function	ANI26	
P116				ANI25	
P117				ANI24	

(4/4)

Function Name	Pin Type	I/O	After Reset Release	Alternate Function	Function
P120	7-9-6	I/O	Analog function	ANI19/IVCMP1/EI120	Port 12. 6-bit I/O port and 2-bit input-only port. For P120 to P122 and P125 to P127, input or output can be specified in 1-bit units. For P120 to P122 and P125 to P127, use of an on-chip pull-up resistor can be specified by a software setting at input port. Output of P120 can be set to N-ch open-drain output (EVDD tolerance). P120 can be set for the analog pin function Note .
P121	7-2-1		Input port	X1/VBAT/EI121	
P122				X2/EXCLK/EI122	
P123	2-2-1	Input		XT1	
P124			XT2/EXCLKS		
P125	7-1-3	I/O	—		
P126			—		
P127			—		
P130	1-1-1	Output	Output port	—	Port 13. 1-bit output-only port and 1-bit input-only port.
P137	2-1-3	Input	Input port	EI137/INTP0	
P140	7-1-3	I/O	Input port	PCLBUZ0/INTP6	Port 14. 8-bit I/O port. Input or output can be specified in 1-bit units. Use of an on-chip pull-up resistor can be specified by a software setting at input port. Input of P142 and P143 can be set to TTL input buffer. Output of P142 to P144 can be set to N-ch open-drain output (EVDD tolerance). P147 can be set for the analog pin function Note .
P141				PCLBUZ1/INTP7	
P142	8-1-10			SCK30/SCL30	
P143				SI30/RxD3/SDA30	
P144	7-1-11			SO30/TxD3	
P145				TI07/TO07	
P146	7-1-3			(INTP4)	
P147			7-9-5	Analog function	
P150	4-33-1	I/O	Analog function	ANI8/TS30	Port 15. 7-bit I/O port. Input or output can be specified in 1-bit units. P150 to P156 can be set for the analog pin functions Note .
P151				ANI9/TS31	
P152				ANI10/TS32	
P153				ANI11/TS33	
P154				ANI12/TS34	
P155				ANI13/TS35	
P156	4-3-5		ANI14		
RESET	2-1-1	Input	—	—	Input-only pin for the external reset signal. When an external reset signal is not in use, connect this pin to VDD, either directly or via a resistor.

Note Digital or analog for each pin can be selected with the port mode control A register x (PMCAx) (can be set in 1-bit unit).

Remark Functions in parentheses in the above figure can be assigned via settings in the peripheral I/O redirection register (PIOR). Refer to **Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)**.

2.2 Pin Functions other than Port Pin Functions

2.2.1 Functions for each product

(1/7)

Function Name	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
ANI0	√	√	√	√	√	√	√	√	√	√	√
ANI1	√	√	√	√	√	√	√	√	√	√	√
ANI2	√	√	√	√	√	√	√	√	√	√	√
ANI3	√	√	√	√	√	√	√	√	√	√	√
ANI4	√	√	√	√	√	√	√	√	√	—	—
ANI5	√	√	√	√	√	√	√	√	√	—	—
ANI6	√	√	√	√	√	√	√	√	—	—	—
ANI7	√	√	√	√	√	√	√	—	—	—	—
ANI8	√	√	√	—	—	—	—	—	—	—	—
ANI9	√	√	√	—	—	—	—	—	—	—	—
ANI10	√	√	√	—	—	—	—	—	—	—	—
ANI11	√	√	√	—	—	—	—	—	—	—	—
ANI12	√	√	—	—	—	—	—	—	—	—	—
ANI13	√	√	—	—	—	—	—	—	—	—	—
ANI14	√	√	—	—	—	—	—	—	—	—	—
ANI16	√	√	√	√	√	—	—	—	—	√	√
ANI17	√	√	√	√	√	—	—	—	—	√	√
ANI18	√	√	√	√	√	√	√	√	√	√	√
ANI19	√	√	√	√	√	√	√	√	√	√	√
ANI20	√	√	√	—	—	—	—	—	—	—	—
ANI21	√	—	—	—	—	—	—	—	—	—	—
ANI22	√	—	—	—	—	—	—	—	—	—	—
ANI23	√	—	—	—	—	—	—	—	—	—	—
ANI24	√	—	—	—	—	—	—	—	—	—	—
ANI25	√	—	—	—	—	—	—	—	—	—	—
ANI26	√	—	—	—	—	—	—	—	—	—	—
ANO0	√	√	√	√	√	√	√	√	√	√	√
ANO1	√	√	√	√	√	√	√	√	√	√	√
IVCMP0	√	√	√	√	√	√	√	√	√	√	√
IVCMP1	√	√	√	√	√	√	√	√	√	√	√
IVREF0	√	√	√	√	√	√	√	√	√	√	√
IVREF1	√	√	√	√	√	√	√	√	√	√	√
VCOUT0	√	√	√	√	√	√	√	√	√	√	√
VCOUT1	√	√	√	√	√	√	√	√	√	√	√
TS00	√	√	√	√	√	√	√	√	√	√	√
TS01	√	√	√	√	√	√	√	√	√	√	√

(2/7)

Function Name	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
TS02	√	√	√	√	√	√	√	√	√	√	—
TS03	√	√	√	√	√	√	√	√	√	—	—
TS04	√	√	√	√	√	√	√	√	√	—	—
TS05	√	√	√	√	√	√	√	√	—	—	—
TS06	√	√	√	√	√	√	—	—	—	—	—
TS07	√	√	√	√	√	√	—	—	—	—	—
TS08	√	√	√	√	√	—	—	—	—	—	—
TS09	√	√	√	√	√	—	—	—	—	—	—
TS10	√	√	√	√	—	—	—	—	—	—	—
TS11	√	√	√	√	—	—	—	—	—	—	—
TS12	√	√	√	—	—	—	—	—	—	—	—
TS13	√	√	√	—	—	—	—	—	—	—	—
TS14	√	√	√	—	—	—	—	—	—	—	—
TS15	√	√	√	—	—	—	—	—	—	—	—
TS20	√	√	√	√Note	√Note	√Note	√Note	√Note	√Note	√Note	√Note
TS21	√	√	√	√Note	√Note	√Note	√Note	√Note	√Note	√Note	√Note
TS22	√	√	√	√Note	√Note	√Note	√Note	√Note	√Note	—	—
TS23	√	√	√	√Note	√Note	√Note	√Note	√Note	√Note	—	—
TS24	√	√	√	√Note	√Note	√Note	√Note	√Note	—	—	—
TS25	√	√	√	√Note	√Note	√Note	√Note	—	—	—	—
TS26	√	√	√	√Note	√Note	√Note	√Note	√Note	√Note	√Note	√Note
TS27	√	√	√	√Note	√Note	√Note	√Note	√Note	√Note	√Note	√Note
TS28	√	√	√	√Note	√Note	—	—	—	—	—	—
TS29	√	√	√	√Note	√Note	—	—	—	—	—	—
TS30	√	√	√	—	—	—	—	—	—	—	—
TS31	√	√	√	—	—	—	—	—	—	—	—
TS32	√	√	√	—	—	—	—	—	—	—	—
TS33	√	√	√	—	—	—	—	—	—	—	—
TS34	√	√	—	—	—	—	—	—	—	—	—
TS35	√	√	—	—	—	—	—	—	—	—	—
TSCAP	√	√	√	√	√	√	√	√	√	√	√
CCD00	√	√	√	√	√	√	√	√	√	√	√
CCD01	√	√	√	√	√	√	√	√	√	√	√
CCD02	√	√	√	√	√	√	√	√	√	√	√
CCD03	√	√	√	√	√	√	√	√	√	√	√
CCD04	√	√	√	√	√	√	√	√	√	√	√
CCD05	√	√	√	√	√	√	√	√	√	√	√
CCD06	√	√	√	√	√	√	√	√	√	√	—
CCD07	√	√	√	√	√	√	√	—	—	—	—

(3/7)

Function Name	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
INTP0	√	√	√	√	√	√	√	√	√	√	√
INTP1	√	√	√	√	√	√	√	√	√	√	√
INTP2	√	√	√	√	√	√	√	√	√	√	√
INTP3	√	√	√	√	√	√	√	√	√	√	√
INTP4	√	√	√	√	√	√	√	√	√	√	√
INTP5	√	√	√	√	√	√	√	√	√	√	√
INTP6	√	√	√	√	√	√	—	—	—	—	—
INTP7	√	√	√	√	—	—	—	—	—	—	—
INTP8	√	√	√	√	√	√	—	—	—	—	—
INTP9	√	√	√	√	√	√	—	—	—	—	—
INTP10	√	√	√	√	√	—	—	—	—	—	—
INTP11	√	√	√	√	√	—	—	—	—	—	—
KR0	√	√	√	√	√	√	√	√	—	—	—
KR1	√	√	√	√	√	√	√	√	—	—	—
KR2	√	√	√	√	√	√	√	√	—	—	—
KR3	√	√	√	√	√	√	√	√	—	—	—
KR4	√	√	√	√	√	√	—	—	—	—	—
KR5	√	√	√	√	√	√	—	—	—	—	—
KR6	√	√	√	√	√	—	—	—	—	—	—
KR7	√	√	√	√	√	—	—	—	—	—	—
PCLBUZ0	√	√	√	√	√	√	√	√	√	√	√
PCLBUZ1	√	√	√	√	√	√	√	√	√	√	√
REGC	√	√	√	√	√	√	√	√	√	√	√
RTC1HZ	√	√	√	√	√	√	√	√	√	√	√
RESET	√	√	√	√	√	√	√	√	√	√	√
RIN0	√	√	√	√	√	√	√	√	√	√	—
RxD0	√	√	√	√	√	√	√	√	√	√	√
RxD1	√	√	√	√	√	√	√	√	√	√	√
RxD2	√	√	√	√	√	√	√	√	√	√	√
RxD3	√	√	√	—	—	—	—	—	—	—	—
TxD0	√	√	√	√	√	√	√	√	√	√	√
TxD1	√	√	√	√	√	√	√	√	√	√	√
TxD2	√	√	√	√	√	√	√	√	√	√	√
TxD3	√	√	√	—	—	—	—	—	—	—	—
RxDA0	√	√	√	√	√	√	√	√	√	—	—
RxDA1	√	√	√	√	√	√	√	—	—	—	—
TxDA0	√	√	√	√	√	√	√	√	√	—	—
TxDA1	√	√	√	√	√	√	√	—	—	—	—
CLKA0	√	√	√	√	—	—	—	—	—	—	—
CLKA1	√	√	√	√	—	—	—	—	—	—	—

(4/7)

Function Name	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
SCK00	√	√	√	√	√	√	√	√	√	√	√
SCK01	√	√	√	√	√	√	—	—	—	—	—
SCK10	√	√	√	√	—	—	—	—	—	—	—
SCK11	√	√	√	√	√	√	√	√	√	√	√
SCK20	√	√	√	√	√	√	√	√	√	√	√
SCK21	√	√	√	√	√	√	√	√	√	—	—
SCK30	√	√	√	—	—	—	—	—	—	—	—
SCK31	√	√	√	—	—	—	—	—	—	—	—
SCL00	√	√	√	√	√	√	√	√	√	√	√
SCL01	√	√	√	√	√	√	—	—	—	—	—
SCL10	√	√	√	√	—	—	—	—	—	—	—
SCL11	√	√	√	√	√	√	√	√	√	√	√
SCL20	√	√	√	√	√	√	√	√	√	√	√
SCL21	√	√	√	√	√	√	√	√	√	—	—
SCL30	√	√	√	—	—	—	—	—	—	—	—
SCL31	√	√	√	—	—	—	—	—	—	—	—
SDA00	√	√	√	√	√	√	√	√	√	√	√
SDA01	√	√	√	√	√	√	—	—	—	—	—
SDA10	√	√	√	√	—	—	—	—	—	—	—
SDA11	√	√	√	√	√	√	√	√	√	√	√
SDA20	√	√	√	√	√	√	√	√	√	√	√
SDA21	√	√	√	√	√	√	√	√	√	—	—
SDA30	√	√	√	—	—	—	—	—	—	—	—
SDA31	√	√	√	—	—	—	—	—	—	—	—
SI00	√	√	√	√	√	√	√	√	√	√	√
SI01	√	√	√	√	√	√	—	—	—	—	—
SI10	√	√	√	√	—	—	—	—	—	—	—
SI11	√	√	√	√	√	√	√	√	√	√	√
SI20	√	√	√	√	√	√	√	√	√	√	√
SI21	√	√	√	√	√	√	√	√	√	—	—
SI30	√	√	√	—	—	—	—	—	—	—	—
SI31	√	√	√	—	—	—	—	—	—	—	—
SO00	√	√	√	√	√	√	√	√	√	√	√
SO01	√	√	√	√	√	√	—	—	—	—	—
SO10	√	√	√	√	—	—	—	—	—	—	—
SO11	√	√	√	√	√	√	√	√	√	√	√
SO20	√	√	√	√	√	√	√	√	√	√	√
SO21	√	√	√	√	√	√	√	√	√	—	—
SO30	√	√	√	—	—	—	—	—	—	—	—
SO31	√	√	√	—	—	—	—	—	—	—	—

(5/7)

Function Name	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
SCLA0	√	√	√	√	√	√	√	√	√	√	√
SCLA1	√	√	√	√	√	√	√	—	—	—	—
SDAA0	√	√	√	√	√	√	√	√	√	√	√
SDAA1	√	√	√	√	√	√	√	—	—	—	—
TI00	√	√	√	√	√	√	√	√	√	√	√
TI01	√	√	√	√	√	√	√	√	√	√	√
TI02	√	√	√	√	√	√	√	√	√	√	√
TI03	√	√	√	√	√	√	√	√	√	√	√
TI04	√	√	√	√	(√)	(√)	(√)	(√)	(√)	(√)	(√)
TI05	√	√	√	√	(√)	(√)	(√)	(√)	(√)	(√)	(√)
TI06	√	√	√	√	(√)	(√)	(√)	(√)	(√)	(√)	(√)
TI07	√	√	√	√	√	√	√	(√)	(√)	(√)	(√)
TI10	√	√	√	—	—	—	—	—	—	—	—
TI11	√	√	√	—	—	—	—	—	—	—	—
TI12	√	√	√	—	—	—	—	—	—	—	—
TI13	√	√	√	—	—	—	—	—	—	—	—
TI14	√	—	—	—	—	—	—	—	—	—	—
TI15	√	—	—	—	—	—	—	—	—	—	—
TI16	√	—	—	—	—	—	—	—	—	—	—
TI17	√	—	—	—	—	—	—	—	—	—	—
TO00	√	√	√	√	√	√	√	√	√	√	√
TO01	√	√	√	√	√	√	√	√	√	√	√
TO02	√	√	√	√	√	√	√	√	√	√	√
TO03	√	√	√	√	√	√	√	√	√	√	√
TO04	√	√	√	√	(√)	(√)	(√)	(√)	(√)	(√)	(√)
TO05	√	√	√	√	(√)	(√)	(√)	(√)	(√)	(√)	(√)
TO06	√	√	√	√	(√)	(√)	(√)	(√)	(√)	(√)	(√)
TO07	√	√	√	√	√	√	√	(√)	(√)	(√)	(√)
TO10	√	√	√	—	—	—	—	—	—	—	—
TO11	√	√	√	—	—	—	—	—	—	—	—
TO12	√	√	√	—	—	—	—	—	—	—	—
TO13	√	√	√	—	—	—	—	—	—	—	—
TO14	√	—	—	—	—	—	—	—	—	—	—
TO15	√	—	—	—	—	—	—	—	—	—	—
TO16	√	—	—	—	—	—	—	—	—	—	—
TO17	√	—	—	—	—	—	—	—	—	—	—
EI00	√	√	√	√	√	√	√	√	√	√	√
EI01	√	√	√	√	√	√	√	√	√	√	√
EI10	√	√	√	√	√	√	√	√	√	√	√
EI11	√	√	√	√	√	√	√	√	√	√	√

(6/7)

Function Name	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
EI12	√	√	√	√	√	√	√	√	√	√	√
EI20	√	√	√	√	√	√	√	√	√	√	√
EI21	√	√	√	√	√	√	√	√	√	√	√
EI22	√	√	√	√	√	√	√	√	√	√	√
EI23	√	√	√	√	√	√	√	√	√	√	√
EI30	√	√	√	√	√	√	√	√	√	√	√
EI31	√	√	√	√	√	√	√	√	√	√	√
EI50	√	√	√	√	√	√	√	√	√	√	√
EI51	√	√	√	√	√	√	√	√	√	√	√
EI120	√	√	√	√	√	√	√	√	√	√	√
EI121	√	√	√	√	√	√	√	√	√	√	√
EI122	√	√	√	√	√	√	√	√	√	√	√
EI137	√	√	√	√	√	√	√	√	√	√	√
EI147	√	√	√	√	√	√	√	√	√	√	√
EO01	√	√	√	√	√	√	√	√	√	√	√
EO10	√	√	√	√	√	√	√	√	√	√	√
EO11	√	√	√	√	√	√	√	√	√	√	√
EO12	√	√	√	√	√	√	√	√	√	√	√
EO13	√	√	√	√	√	√	√	√	√	√	√
EO14	√	√	√	√	√	√	√	√	√	√	√
EO15	√	√	√	√	√	√	√	√	√	√	√
EO16	√	√	√	√	√	√	√	√	√	√	√
EO17	√	√	√	√	√	√	√	√	√	√	√
EO50	√	√	√	√	√	√	√	√	√	√	√
EO51	√	√	√	√	√	√	√	√	√	√	√
EO60	√	√	√	√	√	√	√	√	√	√	√
EO61	√	√	√	√	√	√	√	√	√	√	√
X1	√	√	√	√	√	√	√	√	√	√	√
X2	√	√	√	√	√	√	√	√	√	√	√
EXCLK	√	√	√	√	√	√	√	√	√	√	√
XT1	√	√	√	√	√	√	√	√	√	√	√
XT2	√	√	√	√	√	√	√	√	√	√	√
EXCLKS	√	√	√	√	√	√	√	√	√	√	√
VDD	√	√	√	√	√	√	√	√	√	√	√
EVDD0	√	√	√	√	—	—	—	—	—	—	—
EVDD1	√	√	—	—	—	—	—	—	—	—	—
VBAT	√	√	√	√	√	√	√	√	—	—	—
AVREFP	√	√	√	√	√	√	√	√	√	√	√
AVREFM	√	√	√	√	√	√	√	√	√	√	√
VSS	√	√	√	√	√	√	√	√	√	√	√

(7/7)

Function Name	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
EVSS0	√	√	√	√	—	—	—	—	—	—	—
EVSS1	√	√	—	—	—	—	—	—	—	—	—
TOOLRxD	√	√	√	√	√	√	√	√	√	√	√
TOOLTxD	√	√	√	√	√	√	√	√	√	√	√
TOOL0	√	√	√	√	√	√	√	√	√	√	√

Note Not present in products with 128 or fewer Kbytes of code flash memory.

Remark The checked function is available only when the bit corresponding to the function in the peripheral I/O redirection register (PIOR) is set to 1.

2.2.2 Description of pin functions

(1/2)

Function Name	I/O	Function
ANI0 to ANI14, ANI16 to ANI26	Input	Analog voltage inputs of the A/D converter (see Figure 12 - 52 Connections of VDD, AVREFP, and Analog Input Pins)
ANO0, ANO1	Output	D/A converter outputs
IVCMP0, IVCMP1	Input	Analog voltage inputs of the comparator
IVREF0, IVREF1	Input	Reference voltage inputs of the comparator
VCOUT0, VCOUT1	Output	Comparator outputs
TS00 to TS15, TS20 to TS35	Output	Electrostatic capacitance measurement pins (touch sensor)
TSCAP	Output	Pin for connecting a power supply stabilization capacitor for the touch sensor interface. Connect this pin to Vss via a capacitor (10 nF). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.
CCD00 to CCD07	Output	Output current control port
INTP0 to INTP11	Input	External interrupt request input pins for which the valid edge (rising edge, falling edge, or both rising and falling edges) can be specified.
KR0 to KR7	Input	Key interrupt inputs
PCLBUZ0, PCLBUZ1	Output	Clock output/buzzer output
REGC	—	Pin for connecting regulator output stabilization capacitance for internal operation. Connect this pin to Vss via a capacitor (0.47 to 1 µF). Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.
RTC1HZ	Output	Realtime clock correction clock (1 Hz) output
RESET	Input	This is the active-low system reset input pin. When the external reset pin is not used, connect this pin directly or via a resistor to VDD.
RIN0	Input	External pulse signal input pin for the remote control signal reception circuit
RxD0 to RxD3	Input	Serial data input pins of serial interfaces UART0, UART1, UART2, and UART3
TxD0 to TxD3	Output	Serial data output pins of serial interfaces UART0, UART1, UART2, and UART3
RxDA0, RxDA1	Input	Serial data input pins of serial interfaces UARTA0 and UARTA1
TxDA0, TxDA1	Output	Serial data output pins of serial interfaces UARTA0 and UARTA1
CLKA0, CLKA1	Output	Clock output pins of serial interfaces UARTA0 and UARTA1
SCK00, SCK01, SCK10, SCK11, SCK20, SCK21, SCK30, SCK31	I/O	Serial clock I/O pins of serial interfaces CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, and CSI31
SCL00, SCL01, SCL10, SCL11, SCL20, SCL21, SCL30, SCL31	Output	Serial clock output pins of serial interfaces IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, and IIC31
SDA00, SDA01, SDA10, SDA11, SDA20, SDA21, SDA30, SDA31	I/O	Serial data I/O pins of serial interfaces IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, and IIC31
SI00, SI01, SI10, SI11, SI20, SI21, SI30, SI31	Input	Serial data input pins of serial interfaces CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, and CSI31
SO00, SO01, SO10, SO11, SO20, SO21, SO30, SO31	Output	Serial data output pins of serial interfaces CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, and CSI31
SCLA0, SCLA1	I/O	Clock I/O pins of serial interfaces IICA0 and IICA1
SDAA0, SDAA1	I/O	Serial data I/O pins of serial interfaces IICA0 and IICA1
TI00 to TI07, TI10 to TI17	Input	The pins for inputting an external count clock/capture trigger to 16-bit timers 00 to 07 and 10 to 17
TO00 to TO07, TO10 to TO17	Output	Timer output pins of 16-bit timers 00 to 07 and 10 to 17
Elxx	Input	ELCL input

(2/2)

Function Name	I/O	Function
EOxx	Output	ELCL output
X1, X2	—	Resonator connection for main system clock
EXCLK	Input	External clock input for main system clock
XT1, XT2	—	Resonator connection for subsystem clock
EXCLKS	Input	External clock input for subsystem clock
VDD	—	<30-, 32-, 36-, 40-, 44-, 48-, and 52-pin products> Positive power supply for all pins <64-, 80-, 100-, and 128-pin products> Positive power supply for P20 to P27, P121 to P124, P137, P150 to P156, and pins in use for functions other than port functions
EVDD0, EVDD1	—	Positive power supply for port pins (other than P20 to P27, P121 to P124, P137, and P150 to P156)
VBAT	—	Power supply pin for battery backup
AVREFP	Input	Positive reference voltage input of the A/D converter
AVREFM	Input	Negative reference voltage input of the A/D converter
VSS	—	<30-, 32-, 36-, 40-, 44-, 48-, and 52-pin products> Ground voltage for all pins <64-, 80-, 100-, and 128-pin products> Ground voltage for P20 to P27, P121 to P124, P137, P150 to P156, and pins in use for functions other than port functions
EVSS0, EVSS1	—	Ground voltage for port pins (other than P20 to P27, P121 to P124, P137, and P150 to P156)
TOOLRxD	Input	UART reception pin for the external device connection used during flash memory programming
TOOLTxD	Output	UART transmission pin for the external device connection used during flash memory programming
TOOL0	I/O	Data I/O for flash memory programmer or debugger

Caution The relationship between the voltage on P40/TOOL0 and the operating mode after release from the reset state is as follows.

Table 2 - 2 Relationships between the Voltage on P40/TOOL0 and Operating Mode After Release from the Reset State

P40/TOOL0	Operating Mode
EVDD	Normal operating mode
0 V	Flash memory programming mode

For details, see **33.4 Programming Method**.

Remark Use bypass capacitors (about 0.1 μ F) as noise and latch up countermeasures with relatively thick wires at the shortest distance to VDD to VSS, EVDD0 to EVSS0, and EVDD1 to EVSS1 lines.

2.3 Connection of Unused Pins

Table 2 - 3 shows the connections of unused pins.

Remark The pins mounted depend on the product. Refer to **1.3 Pin Configuration (Top View)** and **2.1 Functions of Port Pins**.

Table 2 - 3 Connections of Unused Pins

Pin Name	I/O	Recommended Connection of Unused Pins
P00 to P07	I/O	Input: Independently connect to EVDD0, EVDD1 or EVSS0, EVSS1 via a resistor. Output: Leave open.
P10 to P17		
P20 to P27		Input: Independently connect to VDD or VSS via a resistor. Output: Leave open.
P30 to P37		Input: Independently connect to EVDD0, EVDD1 or EVSS0, EVSS1 via a resistor. Output: Leave open.
P40/TOOL0		Input: Independently connect to EVDD0, EVDD1 or leave open. Output: Leave open.
P41 to P47		Input: Independently connect to EVDD0, EVDD1 or EVSS0, EVSS1 via a resistor. Output: Leave open.
P50 to P57		
P60 to P63		Input: Independently connect to EVDD0, EVDD1 or EVSS0, EVSS1 via a resistor. Output: Set the port's output latch to 0 and leave the pins open, or set the port's output latch to 1 and independently connect the pins to EVDD0 and EVDD1 or EVSS0 and EVSS1 via a resistor.
P64 to P67		Input: Independently connect to EVDD0, EVDD1 or EVSS0, EVSS1 via a resistor. Output: Leave open.
P70 to P77		
P80 to P87		
P90 to P97		
P100 to P106		
P110 to P117		
P120		
P121, P122		Input: Independently connect to VDD or VSS via a resistor. Output: Leave open.
P123, P124	Input	Set the EXCLKS bit in the clock operation mode control register (CMC) to 0, set the XTSTOP bit in the clock operation status control register (CSC) to 1, and leave the pin open-circuit. Alternatively, provide the pin with an independent connection to VDD or VSS via a resistor.
P125 to P127	I/O	Input: Independently connect to EVDD0, EVDD1 or EVSS0, EVSS1 via a resistor. Output: Leave open.
P130	Output	Leave open.
P137	Input	Set the PDIDIS137 bit in the port digital input disable register (PDIDIS) to 1, and leave the pin open-circuit. Alternatively, provide the pin with an independent connection to VDD or VSS via a resistor.
P140 to P147	I/O	Input: Independently connect to EVDD0, EVDD1 or EVSS0, EVSS1 via a resistor. Output: Leave open.
P150 to P156	I/O	Input: Independently connect to VDD or VSS via a resistor. Output: Leave open.
RESET	Input	Connect directly or via a resistor to VDD.
REGC	—	Connect to VSS via capacitor (0.47 to 1 μ F).

Remark For products that do not have an EVDD0, EVDD1, EVSS0, or EVSS1 pin, read EVDD0 and EVDD1 as VDD, and EVSS0 and EVSS1 as VSS.

2.4 Block Diagrams of Pins

Figures 2 - 1 to 2 - 33 show the block diagrams of the pins described in 2.1.1 30-pin products to 2.1.11 128-pin products.

Figure 2 - 1 Pin Block Diagram for Pin Type 1-1-1




Figure 2 - 2 Pin Block Diagram for Pin Type 2-1-1






Figure 2 - 3 Pin Block Diagram for Pin Type 2-1-3



Remark For alternate functions, see 2.1 Functions of Port Pins.

Figure 2 - 4 Pin Block Diagram for Pin Type 2-2-1



Remark For alternate functions, see 2.1 Functions of Port Pins.

Figure 2 - 5 Pin Block Diagram for Pin Type 4-3-5




Figure 2 - 6 Pin Block Diagram for Pin Type 4-33-1




Figure 2 - 7 Pin Block Diagram for Pin Type 4-35-1




Figure 2 - 8 Pin Block Diagram for Pin Type 4-37-1





Figure 2 - 9 Pin Block Diagram for Pin Type 7-1-3




Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 10 Pin Block Diagram for Pin Type 7-1-11



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.


Caution The input buffer is enabled even if the type 7-1-11 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 7-1-11 pin when the voltage level on this pin is intermediate.

However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 11 Pin Block Diagram for Pin Type 7-1-12



Note 1. This excludes the clock output from UARTA.


Note 2. This includes the clock output from UARTA.

Caution The input buffer is enabled even if the type 7-1-12 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 7-1-12 pin when the voltage level on this pin is intermediate. However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.


Remark 2. SAU: Serial array unit

Figure 2 - 12 Pin Block Diagram for Pin Type 7-2-1



Remark For alternate functions, see 2.1 Functions of Port Pins.

Figure 2 - 13 Pin Block Diagram for Pin Type 7-3-3




Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.

Remark 1. For alternate functions, see **2.1 Functions of Port Pins**.

Remark 2. SAU: Serial array unit

Figure 2 - 14 Pin Block Diagram for Pin Type 7-9-5




Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.

Remark 1. For alternate functions, see **2.1 Functions of Port Pins**.

Remark 2. SAU: Serial array unit

Figure 2 - 15 Pin Block Diagram for Pin Type 7-9-6



Note 1. This excludes the clock output from UARTA.


Note 2. This includes the clock output from UARTA.

Caution The input buffer is enabled even if the type 7-9-6 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 7-9-6 pin when the voltage level on this pin is intermediate. However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 16 Pin Block Diagram for Pin Type 7-31-2



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.

Remark 1. For alternate functions, see **2.1 Functions of Port Pins**.


Remark 2. SAU: Serial array unit

Note 2. This includes the clock output from UARTA.

Caution The input buffer is enabled even if the type 7-31-3 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 7-31-3 pin when the voltage level on this pin is intermediate. However, setting the corresponding bit of the given PDIIDISx register to 1 prevents the flow of a through current.

Remark 2. SAU: Serial array unit

Figure 2 - 18 Pin Block Diagram for Pin Type 7-33-4



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.


Caution The input buffer is enabled even if the type 7-33-4 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 7-33-4 pin when the voltage level on this pin is intermediate.

However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Remark 1. For alternate functions, see **2.1 Functions of Port Pins**.

Remark 2. SAU: Serial array unit

Figure 2 - 19 Pin Block Diagram for Pin Type 7-38-1




Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.

Remark 1. For alternate functions, see **2.1 Functions of Port Pins**.

Remark 2. SAU: Serial array unit

Figure 2 - 20 Pin Block Diagram for Pin Type 7-39-1



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.


Caution The input buffer is enabled even if the type 7-39-1 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 7-39-1 pin when the voltage level on this pin is intermediate.

However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 21 Pin Block Diagram for Pin Type 8-1-3



Note 1. This excludes the clock output from UARTA.


Note 2. This includes the clock output from UARTA.

Caution When the type 8-1-3 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-1-3 pin due to the configuration of the TTL input buffer. Drive the type 8-1-3 pin low to prevent the through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 22 Pin Block Diagram for Pin Type 8-1-10



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.

Caution 1. The input buffer is enabled even if the type 8-1-10 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 8-1-10 pin when the voltage level on this pin is intermediate.


However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Caution 2. When the type 8-1-10 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-1-10 pin due to the configuration of the TTL input buffer. Drive the type 8-1-10 pin low to prevent the through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 23 Pin Block Diagram for Pin Type 8-1-11



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.

Caution 1. The input buffer is enabled even if the type 8-1-11 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 8-1-11 pin when the voltage level on this pin is intermediate.


However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Caution 2. When the type 8-1-11 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-1-11 pin due to the configuration of the TTL input buffer. Drive the type 8-1-11 pin low to prevent the through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 24 Pin Block Diagram for Pin Type 8-6-9



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.


Caution 1. The input buffer is enabled even if the type 8-6-9 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 8-6-9 pin when the voltage level on this pin is intermediate. However, setting the corresponding bit of the given PDISx register to 1 prevents the flow of a through current.

Caution 2. When the type 8-6-9 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-6-9 pin due to the configuration of the TTL input buffer. Drive the type 8-6-9 pin low to prevent the through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 25 Pin Block Diagram for Pin Type 8-31-1



Note 1. This excludes the clock output from UARTA.


Note 2. This includes the clock output from UARTA.

Caution When the type 8-31-1 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-31-1 pin due to the configuration of the TTL input buffer. Drive the type 8-31-1 pin low to prevent the through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 26 Pin Block Diagram for Pin Type 8-31-2



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.

Caution 1. The input buffer is enabled even if the type 8-31-2 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 8-31-2 pin when the voltage level on this pin is intermediate.


However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Caution 2. When the type 8-31-2 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-31-2 pin due to the configuration of the TTL input buffer. Drive the type 8-31-2 pin low to prevent the through current.

Remark 1. For alternate functions, see **2.1 Functions of Port Pins**.

Remark 2. SAU: Serial array unit

Figure 2 - 27 Pin Block Diagram for Pin Type 8-33-2



Note 1. This excludes the clock output from UARTA.


Note 2. This includes the clock output from UARTA.

Caution When the type 8-33-2 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-33-2 pin due to the configuration of the TTL input buffer. Drive the type 8-33-2 pin low to prevent the through current.

Remark 1. For alternate functions, see **2.1 Functions of Port Pins**.

Remark 2. SAU: Serial array unit

Figure 2 - 28 Pin Block Diagram for Pin Type 8-33-3



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.


Caution 1. The input buffer is enabled even if the type 8-33-3 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 8-33-3 pin when the voltage level on this pin is intermediate. However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Caution 2. When the type 8-33-3 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-33-3 pin due to the configuration of the TTL input buffer. Drive the type 8-33-3 pin low to prevent the through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 29 Pin Block Diagram for Pin Type 8-38-1



Note 1. This excludes the clock output from UARTA.


Note 2. This includes the clock output from UARTA.

Caution When the type 8-38-1 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-38-1 pin due to the configuration of the TTL input buffer. Drive the type 8-38-1 pin low to prevent the through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 30 Pin Block Diagram for Pin Type 8-38-2



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.


Caution 1. The input buffer is enabled even if the type 8-38-2 pin is operating as an output when the N-ch open-drain output mode is selected by the corresponding bit in the port output mode register (POMx). This may lead to a through current flowing through the type 8-38-2 pin when the voltage level on this pin is intermediate. However, setting the corresponding bit of the given PDIDISx register to 1 prevents the flow of a through current.

Caution 2. When the type 8-38-2 pin is set to TTL input buffer by the corresponding bit in the port input mode register (PIMx) and is driven high, a through current may flow through the type 8-38-2 pin due to the configuration of the TTL input buffer. Drive the type 8-38-2 pin low to prevent the through current.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

Figure 2 - 31 Pin Block Diagram for Pin Type 12-38-1



Note 1. This excludes the clock output from UARTA.


Note 2. This includes the clock output from UARTA.

Caution The input buffer is enabled even if the type 12-38-1 pin is operating as an output. This may lead to a through current flowing through the type 12-38-1 pin when the voltage level on this pin is intermediate.

Remark 1. For alternate functions, see **2.1 Functions of Port Pins**.

Remark 2. SAU: Serial array unit

Figure 2 - 32 Pin Block Diagram for Pin Type 12-38-2



Note 1. This excludes the clock output from UARTA.


Note 2. This includes the clock output from UARTA.

Caution The input buffer is enabled even if the type 12-38-2 pin is operating as an output. This may lead to a through current flowing through the type 12-38-2 pin when the voltage level on this pin is intermediate.

Remark 1. For alternate functions, see **2.1 Functions of Port Pins**.

Remark 2. SAU: Serial array unit

Figure 2 - 33 Pin Block Diagram for Pin Type 12-38-3



Note 1. This excludes the clock output from UARTA.

Note 2. This includes the clock output from UARTA.

Caution The input buffer is enabled even if the type 12-38-3 pin is operating as an output. This may lead to a through current flowing through the type 12-38-3 pin when the voltage level on this pin is intermediate.

Remark 1. For alternate functions, see 2.1 Functions of Port Pins.

Remark 2. SAU: Serial array unit

CHAPTER 3 CPU ARCHITECTURE

The RL78/G23 is a microcontroller that has the RL78-S3 CPU core.

The CPU core in the RL78-S3 employs the Harvard architecture which has independent instruction fetch bus, address bus and data bus. In addition, through the adoption of three-stage pipeline control of fetch, decode, and memory access, the operation efficiency is remarkably improved over the conventional CPU core. The CPU core features high performance and highly functional instruction processing, and can be suited for use in various applications that require high speed and highly functional processing.

- 3-stage pipeline CISC architecture
- Address space: 1 Mbyte
- Minimum instruction execution time: One instruction per clock cycle
- General-purpose registers: Eight 8-bit registers
- Type of instruction: 81

The following multiply/divide instructions are available only in the RL78-S3 CPU core.

MULHU (unsigned 16-bit multiplication)

MULH (signed 16-bit multiplication)

DIVHU (unsigned 16-bit division)

DIVWU (unsigned 32-bit division)

MACHU (unsigned multiplication/accumulation (16 bits × 16 bits) + 32 bits)

MACH (signed multiplication/accumulation (16 bits × 16 bits) + 32 bits)


- Data allocation: Little endian

The RL78/G23 supports an OCD trace function.

3.1 Memory Space

Products in the RL78/G23 can access a 1 MB address space. **Figure 3 - 1** to **Figure 3 - 3** show the memory maps.

Figure 3 - 1 Memory Map (R7F100GxF (x = A, B, C, E, F, G, J, L))



Note 1. Instructions can be executed from the RAM area excluding the general-purpose register area.

Note 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.


When boot swap is used: Set the option bytes to 000C0H to 000C3H and 040C0H to 040C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 040C4H to 040CDH.

Note 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see **33.7 Security Settings**).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively. RAM parity error resets become enabled (RPERDIS = 0) following a reset. For details, see 27.3.4 RAM parity error detection.

Remark The code flash memory area is divided into blocks, with each block being 2 Kbytes. For the correspondence between addresses and block numbers, see **Table 3 - 1**.

Figure 3 - 2 Memory Map (R7F100GxG (x = A, B, C, E, F, G, J, L, M, P))



Note 1. Instructions can be executed from the RAM area excluding the general-purpose register area.

Note 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.


When boot swap is used: Set the option bytes to 000C0H to 000C3H and 040C0H to 040C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 040C4H to 040CDH.

Note 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see **33.7 Security Settings**).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively. RAM parity error resets become enabled (RPERDIS = 0) following a reset. For details, see **27.3.4 RAM parity error detection**.

Remark The code flash memory area is divided into blocks, with each block being 2 Kbytes. For the correspondence between addresses and block numbers, see **Table 3 - 1**.

Figure 3 - 3 Memory Map (R7F100GxH (x = A, B, C, E, F, G, J, L, M, P))



Note 1. Instructions can be executed from the RAM area excluding the general-purpose register area.

Note 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.


When boot swap is used: Set the option bytes to 000C0H to 000C3H and 040C0H to 040C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 040C4H to 040CDH.

Note 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see **33.7 Security Settings**).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively. RAM parity error resets become enabled (RPERDIS = 0) following a reset. For details, see **27.3.4 RAM parity error detection**.

Remark The code flash memory area is divided into blocks, with each block being 1 Kbyte. For the correspondence between addresses and block numbers, see **Table 3 - 1**.

Figure 3 - 4 Memory Map (R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S))



Note 1. Instructions can be executed from the RAM area excluding the general-purpose register area.

Note 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.


When boot swap is used: Set the option bytes to 000C0H to 000C3H and 040C0H to 040C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 040C4H to 040CDH.

Note 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see **33.7 Security Settings**).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively. RAM parity error resets become enabled (RPERDIS = 0) following a reset. For details, see **27.3.4 RAM parity error detection**.

Remark The code flash memory area is divided into blocks, with each block being 2 Kbytes. For the correspondence between addresses and block numbers, see **Table 3 - 1**.

Figure 3 - 5 Memory Map (R7F100GxK (x = F, G, J, L, M, P, S))



Note 1. Instructions can be executed from the RAM area excluding the general-purpose register area.

Note 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.


When boot swap is used: Set the option bytes to 000C0H to 000C3H and 040C0H to 040C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 040C4H to 040CDH.

Note 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see **33.7 Security Settings**).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively. RAM parity error resets become enabled (RPERDIS = 0) following a reset. For details, see **27.3.4 RAM parity error detection**.

Remark The code flash memory area is divided into blocks, with each block being 2 Kbytes. For the correspondence between addresses and block numbers, see **Table 3 - 1**.

Figure 3 - 6 Memory Map (R7F100GxL (x = F, G, J, L, M, P, S))



Note 1. Instructions can be executed from the RAM area excluding the general-purpose register area.

Note 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.


When boot swap is used: Set the option bytes to 000C0H to 000C3H and 040C0H to 040C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 040C4H to 040CDH.

Note 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see **33.7 Security Settings**).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively. RAM parity error resets become enabled (RPERDIS = 0) following a reset. For details, see 27.3.4 RAM parity error detection.

Remark The code flash memory area is divided into blocks, with each block being 2 Kbytes. For the correspondence between addresses and block numbers, see **Table 3 - 1**.

Figure 3 - 7 Memory Map (R7F100GxN (x = F, G, J, L, M, P, S))



Note 1. Instructions can be executed from the RAM area excluding the general-purpose register area.

Note 2. When boot swap is not used: Set the option bytes to 000C0H to 000C3H, and the on-chip debug security IDs to 000C4H to 000CDH.

When boot swap is used: Set the option bytes to 000C0H to 000C3H and 040C0H to 040C3H, and the on-chip debug security IDs to 000C4H to 000CDH and 040C4H to 040CDH.

Note 3. Writing boot cluster 0 can be prohibited depending on the setting of security (see 33.7 Security Settings).

Caution While RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed and the RAM area + 10 bytes when instructions are fetched from RAM areas, respectively. RAM parity error resets become enabled (RPERDIS = 0) following a reset. For details, see 27.3.4 RAM parity error detection.

Remark The code flash memory area is divided into blocks, with each block being 2 Kbytes. For the correspondence between addresses and block numbers, see Table 3 - 1.

Correspondence between the addresses and block numbers in the flash memory are shown below.

Table 3 - 1 Correspondence between Addresses and Block Numbers in Flash Memory (1/3)

Address	Block Number	Address	Block Number	Address	Block Number	Address	Block Number
00000H to 007FFH	000H	10000H to 107FFH	020H	20000H to 207FFH	040H	30000H to 307FFH	060H
00800H to 00FFFH	001H	10800H to 10FFFH	021H	20800H to 20FFFH	041H	30800H to 30FFFH	061H
01000H to 017FFH	002H	11000H to 117FFH	022H	21000H to 217FFH	042H	31000H to 317FFH	062H
01800H to 01FFFH	003H	11800H to 11FFFH	023H	21800H to 21FFFH	043H	31800H to 31FFFH	063H
02000H to 027FFH	004H	12000H to 127FFH	024H	22000H to 227FFH	044H	32000H to 327FFH	064H
02800H to 02FFFH	005H	12800H to 12FFFH	025H	22800H to 22FFFH	045H	32800H to 32FFFH	065H
03000H to 037FFH	006H	13000H to 137FFH	026H	23000H to 237FFH	046H	33000H to 337FFH	066H
03800H to 03FFFH	007H	13800H to 13FFFH	027H	23800H to 23FFFH	047H	33800H to 33FFFH	067H
04000H to 047FFH	008H	14000H to 147FFH	028H	24000H to 247FFH	048H	34000H to 347FFH	068H
04800H to 04FFFH	009H	14800H to 14FFFH	029H	24800H to 24FFFH	049H	34800H to 34FFFH	069H
05000H to 057FFH	00AH	15000H to 157FFH	02AH	25000H to 257FFH	04AH	35000H to 357FFH	06AH
05800H to 05FFFH	00BH	15800H to 15FFFH	02BH	25800H to 25FFFH	04BH	35800H to 35FFFH	06BH
06000H to 067FFH	00CH	16000H to 167FFH	02CH	26000H to 267FFH	04CH	36000H to 367FFH	06CH
06800H to 06FFFH	00DH	16800H to 16FFFH	02DH	26800H to 26FFFH	04DH	36800H to 36FFFH	06DH
07000H to 077FFH	00EH	17000H to 177FFH	02EH	27000H to 277FFH	04EH	37000H to 377FFH	06EH
07800H to 07FFFH	00FH	17800H to 17FFFH	02FH	27800H to 27FFFH	04FH	37800H to 37FFFH	06FH
08000H to 087FFH	010H	18000H to 187FFH	030H	28000H to 287FFH	050H	38000H to 387FFH	070H
08800H to 08FFFH	011H	18800H to 18FFFH	031H	28800H to 28FFFH	051H	38800H to 38FFFH	071H
09000H to 097FFH	012H	19000H to 197FFH	032H	29000H to 297FFH	052H	39000H to 397FFH	072H
09800H to 09FFFH	013H	19800H to 19FFFH	033H	29800H to 29FFFH	053H	39800H to 39FFFH	073H
0A000H to 0A7FFH	014H	1A000H to 1A7FFH	034H	2A000H to 2A7FFH	054H	3A000H to 3A7FFH	074H
0A800H to 0AFFFH	015H	1A800H to 1AFFFH	035H	2A800H to 2AFFFH	055H	3A800H to 3AFFFH	075H
0B000H to 0B7FFH	016H	1B000H to 1B7FFH	036H	2B000H to 2B7FFH	056H	3B000H to 3B7FFH	076H
0B800H to 0BFFFH	017H	1B800H to 1BFFFH	037H	2B800H to 2BFFFH	057H	3B800H to 3BFFFH	077H
0C000H to 0C7FFH	018H	1C000H to 1C7FFH	038H	2C000H to 2C7FFH	058H	3C000H to 3C7FFH	078H
0C800H to 0CFFFH	019H	1C800H to 1CFFFH	039H	2C800H to 2CFFFH	059H	3C800H to 3CFFFH	079H
0D000H to 0D7FFH	01AH	1D000H to 1D7FFH	03AH	2D000H to 2D7FFH	05AH	3D000H to 3D7FFH	07AH
0D800H to 0DFFFH	01BH	1D800H to 1DFFFH	03BH	2D800H to 2DFFFH	05BH	3D800H to 3DFFFH	07BH
0E000H to 0E7FFH	01CH	1E000H to 1E7FFH	03CH	2E000H to 2E7FFH	05CH	3E000H to 3E7FFH	07CH
0E800H to 0EFFFH	01DH	1E800H to 1EFFFH	03DH	2E800H to 2EFFFH	05DH	3E800H to 3EFFFH	07DH
0F000H to 0F7FFH	01EH	1F000H to 1F7FFH	03EH	2F000H to 2F7FFH	05EH	3F000H to 3F7FFH	07EH
0F800H to 0FFFFH	01FH	1F800H to 1FFFFH	03FH	2F800H to 2FFFFH	05FH	3F800H to 3FFFFH	07FH

Remark R7F100GxH (x = A, B, C, E, F, G, J, L): Block numbers 000H to 02FH
 R7F100GxG (x = A, B, C, E, F, G, J, L, M, P): Block numbers 000H to 03FH
 R7F100GxH (x = A, B, C, E, F, G, J, L, M, P): Block numbers 000H to 05FH
 R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S): Block numbers 000H to 07FH

Table 3 - 2 Correspondence between Addresses and Block Numbers in Flash Memory (2/3)

Address	Block Number	Address	Block Number	Address	Block Number	Address	Block Number
40000H to 407FFH	080H	50000H to 507FFH	0A0H	60000H to 607FFH	0C0H	70000H to 707FFH	0E0H
40800H to 40FFFH	081H	50800H to 50FFFH	0A1H	60800H to 60FFFH	0C1H	70800H to 70FFFH	0E1H
41000H to 417FFH	082H	51000H to 517FFH	0A2H	61000H to 617FFH	0C2H	71000H to 717FFH	0E2H
41800H to 41FFFH	083H	51800H to 51FFFH	0A3H	61800H to 61FFFH	0C3H	71800H to 71FFFH	0E3H
42000H to 427FFH	084H	52000H to 527FFH	0A4H	62000H to 627FFH	0C4H	72000H to 727FFH	0E4H
42800H to 42FFFH	085H	52800H to 52FFFH	0A5H	62800H to 62FFFH	0C5H	72800H to 72FFFH	0E5H
43000H to 437FFH	086H	53000H to 537FFH	0A6H	63000H to 637FFH	0C6H	73000H to 737FFH	0E6H
43800H to 43FFFH	087H	53800H to 53FFFH	0A7H	63800H to 63FFFH	0C7H	73800H to 73FFFH	0E7H
44000H to 447FFH	088H	54000H to 547FFH	0A8H	64000H to 647FFH	0C8H	74000H to 747FFH	0E8H
44800H to 44FFFH	089H	54800H to 54FFFH	0A9H	64800H to 64FFFH	0C9H	74800H to 74FFFH	0E9H
45000H to 457FFH	08AH	55000H to 557FFH	0AAH	65000H to 657FFH	0CAH	75000H to 757FFH	0EAH
45800H to 45FFFH	08BH	55800H to 55FFFH	0ABH	65800H to 65FFFH	0CBH	75800H to 75FFFH	0EBH
46000H to 467FFH	08CH	56000H to 567FFH	0ACH	66000H to 667FFH	0CCH	76000H to 767FFH	0ECH
46800H to 46FFFH	08DH	56800H to 56FFFH	0ADH	66800H to 66FFFH	0CDH	76800H to 76FFFH	0EDH
47000H to 477FFH	08EH	57000H to 577FFH	0AEH	67000H to 677FFH	0CEH	77000H to 777FFH	0EEH
47800H to 47FFFH	08FH	57800H to 57FFFH	0AFH	67800H to 67FFFH	0CFH	77800H to 77FFFH	0EFH
48000H to 487FFH	090H	58000H to 587FFH	0B0H	68000H to 687FFH	0D0H	78000H to 787FFH	0F0H
48800H to 48FFFH	091H	58800H to 58FFFH	0B1H	68800H to 68FFFH	0D1H	78800H to 78FFFH	0F1H
49000H to 497FFH	092H	59000H to 597FFH	0B2H	69000H to 697FFH	0D2H	79000H to 797FFH	0F2H
49800H to 49FFFH	093H	59800H to 59FFFH	0B3H	69800H to 69FFFH	0D3H	79800H to 79FFFH	0F3H
4A000H to 4A7FFH	094H	5A000H to 5A7FFH	0B4H	6A000H to 6A7FFH	0D4H	7A000H to 7A7FFH	0F4H
4A800H to 4AFFFH	095H	5A800H to 5AFFFH	0B5H	6A800H to 6AFFFH	0D5H	7A800H to 7AFFFH	0F5H
4B000H to 4B7FFH	096H	5B000H to 5B7FFH	0B6H	6B000H to 6B7FFH	0D6H	7B000H to 7B7FFH	0F6H
4B800H to 4BFFFH	097H	5B800H to 5BFFFH	0B7H	6B800H to 6BFFFH	0D7H	7B800H to 7BFFFH	0F7H
4C000H to 4C7FFH	098H	5C000H to 5C7FFH	0B8H	6C000H to 6C7FFH	0D8H	7C000H to 7C7FFH	0F8H
4C800H to 4CFFFH	099H	5C800H to 5CFFFH	0B9H	6C800H to 6CFFFH	0D9H	7C800H to 7CFFFH	0F9H
4D000H to 4D7FFH	09AH	5D000H to 5D7FFH	0BAH	6D000H to 6D7FFH	0DAH	7D000H to 7D7FFH	0FAH
4D800H to 4DFFFH	09BH	5D800H to 5DFFFH	0BBH	6D800H to 6DFFFH	0DBH	7D800H to 7DFFFH	0FBH
4E000H to 4E7FFH	09CH	5E000H to 5E7FFH	0BCH	6E000H to 6E7FFH	0DCH	7E000H to 7E7FFH	0FCH
4E800H to 4EFFFH	09DH	5E800H to 5EFFFH	0BDH	6E800H to 6EFFFH	0DDH	7E800H to 7EFFFH	0FDH
4F000H to 4F7FFH	09EH	5F000H to 5F7FFH	0BEH	6F000H to 6F7FFH	0DEH	7F000H to 7F7FFH	0FEH
4F800H to 4FFFFH	09FH	5F800H to 5FFFFH	0BFH	6F800H to 6FFFFH	0DFH	7F800H to 7FFFFH	0FFH

Remark R7F100GxK (x = F, G, J, L, M, P, S): Block numbers 000H to 0BFH
R7F100GxL (x = F, G, J, L, M, P, S): Block numbers 000H to 0FFH

Table 3 - 3 Correspondence between Addresses and Block Numbers in Flash Memory (3/3)

Address	Block Number	Address	Block Number	Address	Block Number	Address	Block Number
80000H to 807FFH	100H	90000H to 907FFH	120H	A0000H to A07FFH	140H	B0000H to B07FFH	160H
80800H to 80FFFH	101H	90800H to 90FFFH	121H	A0800H to A0FFFH	141H	B0800H to B0FFFH	161H
81000H to 817FFH	102H	91000H to 917FFH	122H	A1000H to A17FFH	142H	B1000H to B17FFH	162H
81800H to 81FFFH	103H	91800H to 91FFFH	123H	A1800H to A1FFFH	143H	B1800H to B1FFFH	163H
82000H to 827FFH	104H	92000H to 927FFH	124H	A2000H to A27FFH	144H	B2000H to B27FFH	164H
82800H to 82FFFH	105H	92800H to 92FFFH	125H	A2800H to A2FFFH	145H	B2800H to B2FFFH	165H
83000H to 837FFH	106H	93000H to 937FFH	126H	A3000H to A37FFH	146H	B3000H to B37FFH	166H
83800H to 83FFFH	107H	93800H to 93FFFH	127H	A3800H to A3FFFH	147H	B3800H to B3FFFH	167H
84000H to 847FFH	108H	94000H to 947FFH	128H	A4000H to A47FFH	148H	B4000H to B47FFH	168H
84800H to 84FFFH	109H	94800H to 94FFFH	129H	A4800H to A4FFFH	149H	B4800H to B4FFFH	169H
85000H to 857FFH	10AH	95000H to 957FFH	12AH	A5000H to A57FFH	14AH	B5000H to B57FFH	16AH
85800H to 85FFFH	10BH	95800H to 95FFFH	12BH	A5800H to A5FFFH	14BH	B5800H to B5FFFH	16BH
86000H to 867FFH	10CH	96000H to 967FFH	12CH	A6000H to A67FFH	14CH	B6000H to B67FFH	16CH
86800H to 86FFFH	10DH	96800H to 96FFFH	12DH	A6800H to A6FFFH	14DH	B6800H to B6FFFH	16DH
87000H to 877FFH	10EH	97000H to 977FFH	12EH	A7000H to A77FFH	14EH	B7000H to B77FFH	16EH
87800H to 87FFFH	10FH	97800H to 97FFFH	12FH	A7800H to A7FFFH	14FH	B7800H to B7FFFH	16FH
88000H to 887FFH	110H	98000H to 987FFH	130H	A8000H to A87FFH	150H	B8000H to B87FFH	170H
88800H to 88FFFH	111H	98800H to 98FFFH	131H	A8800H to A8FFFH	151H	B8800H to B8FFFH	171H
89000H to 897FFH	112H	99000H to 997FFH	132H	A9000H to A97FFH	152H	B9000H to B97FFH	172H
89800H to 89FFFH	113H	99800H to 99FFFH	133H	A9800H to A9FFFH	153H	B9800H to B9FFFH	173H
8A000H to 8A7FFH	114H	9A000H to 9A7FFH	134H	AA000H to AA7FFH	154H	BA000H to BA7FFH	174H
8A800H to 8AFFFH	115H	9A800H to 9AFFFH	135H	AA800H to AAF7FFH	155H	BA800H to BAF7FFH	175H
8B000H to 8B7FFH	116H	9B000H to 9B7FFH	136H	AB000H to AB7FFH	156H	BB000H to BB7FFH	176H
8B800H to 8BFFFH	117H	9B800H to 9BFFFH	137H	AB800H to ABFFFH	157H	BB800H to BBFFFH	177H
8C000H to 8C7FFH	118H	9C000H to 9C7FFH	138H	AC000H to AC7FFH	158H	BC000H to BC7FFH	178H
8C800H to 8CFFFH	119H	9C800H to 9CFFFH	139H	AC800H to ACFFFH	159H	BC800H to BCFFFH	179H
8D000H to 8D7FFH	11AH	9D000H to 9D7FFH	13AH	AD000H to AD7FFH	15AH	BD000H to BD7FFH	17AH
8D800H to 8DFFFH	11BH	9D800H to 9DFFFH	13BH	AD800H to ADFFFH	15BH	BD800H to BDFFFH	17BH
8E000H to 8E7FFH	11CH	9E000H to 9E7FFH	13CH	AE000H to AE7FFH	15CH	BE000H to BE7FFH	17CH
8E800H to 8EFFFH	11DH	9E800H to 9EFFFH	13DH	AE800H to AEF7FFH	15DH	BE800H to BEF7FFH	17DH
8F000H to 8F7FFH	11EH	9F000H to 9F7FFH	13EH	AF000H to AF7FFH	15EH	BF000H to BF7FFH	17EH
8F800H to 8FFFFH	11FH	9F800H to 9FFFFH	13FH	AF800H to AFFFFH	15FH	BF800H to BFFFFH	17FH

Remark R7F100GxN (x = F, G, J, L, M, P, S): Block numbers 000H to 17FH

3.1.1 Internal program memory space

The internal program memory holds the program and table data.

The RL78/G23 products incorporate the internal ROM (flash memory) with the capacity shown below.

Table 3 - 4 Internal ROM Capacity

Part Number	Internal ROM	
	Structure	Capacity
R7F100GxF (x = A, B, C, E, F, G, J, L)	Flash memory	98304 × 8 bits (00000H to 17FFFFH)
R7F100GxG (x = A, B, C, E, F, G, J, L, M, P)		131072 × 8 bits (00000H to 1FFFFH)
R7F100GxH (x = A, B, C, E, F, G, J, L, M, P)		196608 × 8 bits (00000H to 2FFFFH)
R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S)		262144 × 8 bits (00000H to 3FFFFH)
R7F100GxK (x = F, G, J, L, M, P, S)		393216 × 8 bits (00000H to 5FFFFH)
R7F100GxL (x = F, G, J, L, M, P, S)		524288 × 8 bits (00000H to 7FFFFH)
R7F100GxN (x = F, G, J, L, M, P, S)		786432 × 8 bits (00000H to BFFFFH)

The internal program memory space is divided into the following areas.

(1) Vector table area

The 128-byte area 00000H to 0007FH is reserved as a vector table area. The program start addresses for branch upon reset or generation of each interrupt request are stored in the vector table area. Furthermore, the interrupt jump address is a 64 K address of 00000H to 0FFFFH, because the vector code is assumed to be 2 bytes.

Of the 16-bit address, the lower 8 bits are stored at even addresses and the higher 8 bits are stored at odd addresses.

To use the boot swap function, set a vector table also at 01000H to 0107FH.

Table 3 - 5 lists the vector table. “√” indicates an interrupt source which is supported. “—” indicates an interrupt source which is not supported.

The vector table address can be changed to an address in RAM when self-programming is to proceed. For details, see **33.6.2.18 Interrupt vector change registers 0 and 1 (FLSIVC0, FLSIVC1)**.

Table 3 - 5 Vector Table (1/2)

Vector Table Address	Interrupt Source	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
00000H	RESET, POR, LVD, WDT, TRAP, IAW, RPE	√	√	√	√	√	√	√	√	√	√	√
00004H	INTWDTI	√	√	√	√	√	√	√	√	√	√	√
00006H	INTLVI	√	√	√	√	√	√	√	√	√	√	√
00008H	INTP0	√	√	√	√	√	√	√	√	√	√	√
0000AH	INTP1	√	√	√	√	√	√	√	√	√	√	√
0000CH	INTP2	√	√	√	√	√	√	√	√	√	√	√
0000EH	INTP3	√	√	√	√	√	√	√	√	√	√	√
00010H	INTP4	√	√	√	√	√	√	√	√	√	√	√
00012H	INTP5	√	√	√	√	√	√	√	√	√	√	√
00014H	INTST2/INTCSI20/INTIIC20	√	√	√	√	√	√	√	√	√	√	√
00016H	INTSR2/INTCSI21/INTIIC21	√	√	√	√	√	√	√	√	√	Note 1	Note 1
00018H	INTSRE2	√	√	√	√	√	√	√	√	√	√	√
	INTTM11H	√	√	√	—	—	—	—	—	—	—	—
0001AH	INTELCL	√	√	√	√	√	√	√	√	√	√	√
0001CH	INTSMSE	√	√	√	√	√	√	√	√	√	√	√
0001EH	INTST0/INTCSI00/INTIIC00	√	√	√	√	√	√	√	√	√	√	√
00020H	INTTM00	√	√	√	√	√	√	√	√	√	√	√
00022H	INTSRE0	√	√	√	√	√	√	√	√	√	√	√
	INTTM01H	√	√	√	√	√	√	√	√	√	√	√
00024H	INTST1/INTCSI10/INTIIC10	√	√	√	√	Note 2	Note 2	Note 2	Note 2	Note 2	Note 2	Note 2
00026H	INTSR1/INTCSI11/INTIIC11	√	√	√	√	√	√	√	√	√	√	√
00028H	INTSRE1	√	√	√	√	√	√	√	√	√	√	√
	INTTM03H	√	√	√	√	√	√	√	√	√	√	√
0002AH	INTIICA0	√	√	√	√	√	√	√	√	√	√	√
0002CH	INTSR0/INTCSI01/INTIIC01	√	√	√	√	√	√	Note 3	Note 3	Note 3	Note 3	Note 3
0002EH	INTTM01	√	√	√	√	√	√	√	√	√	√	√
00030H	INTTM02	√	√	√	√	√	√	√	√	√	√	√
00032H	INTTM03	√	√	√	√	√	√	√	√	√	√	√
00034H	INTAD	√	√	√	√	√	√	√	√	√	√	√
00036H	INTRTC	√	√	√	√	√	√	√	√	√	√	√
00038H	INTITL	√	√	√	√	√	√	√	√	√	√	√
0003AH	INTKR	√	√	√	√	√	√	√	√	—	—	—
0003CH	INTST3/INTCSI30/INTIIC30	√	√	√	—	—	—	—	—	—	—	—
0003EH	INTSR3/INTCSI31/INTIIC31	√	√	√	—	—	—	—	—	—	—	—
00040H	INTTM13	√	√	√	—	—	—	—	—	—	—	—
00042H	INTTM04	√	√	√	√	√	√	√	√	√	√	√
00044H	INTTM05	√	√	√	√	√	√	√	√	√	√	√
00046H	INTTM06	√	√	√	√	√	√	√	√	√	√	√
00048H	INTTM07	√	√	√	√	√	√	√	√	√	√	√

Table 3 - 5 Vector Table (2/2)

Vector Table Address	Interrupt Source	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
0004AH	INTP6	√	√	√	√	√	√	—	—	—	—	—
0004CH	INTP7	√	√	√	√	—	—	—	—	—	—	—
0004EH	INTP8	√	√	√	√	√	√	—	—	—	—	—
00050H	INTP9	√	√	√	√	√	√	—	—	—	—	—
00052H	INTFL	√	√	√	√	√	√	√	√	√	√	√
00054H	INTP10	√	√	√	√	√	—	—	—	—	—	—
	INTCMP0	√	√	√	√	√	√	√	√	√	√	√
00056H	INTP11	√	√	√	√	√	—	—	—	—	—	—
	INTCMP1	√	√	√	√	√	√	√	√	√	√	√
00058H	INTURE0	√	√	√	√	√	√	√	√	√	—	—
	INTTM10	√	√	√	—	—	—	—	—	—	—	—
0005AH	INTURE1	√	√	√	√	√	√	√	—	—	—	—
	INTTM11	√	√	√	—	—	—	—	—	—	—	—
0005CH	INTTM12	√	√	√	—	—	—	—	—	—	—	—
0005EH	INTSRE3	√	√	√	—	—	—	—	—	—	—	—
	INTTM13H	√	√	√	—	—	—	—	—	—	—	—
00060H	INTCTSUWR	√	√	√	√	√	√	√	√	√	√	√
00062H	INTICA1	√	√	√	√	√	√	√	—	—	—	—
00064H	INTCTSURD	√	√	√	√	√	√	√	√	√	√	√
00066H	INTCTSUFN	√	√	√	√	√	√	√	√	√	√	√
00068H	INTREMC	√	√	√	√	√	√	√	√	√	√	—
0006AH	INTUT0	√	√	√	√	√	√	√	√	√	—	—
0006CH	INTUR0	√	√	√	√	√	√	√	√	√	—	—
0006EH	INTUT1	√	√	√	√	√	√	√	—	—	—	—
00070H	INTUR1	√	√	√	√	√	√	√	—	—	—	—
00072H	INTTM14	√	—	—	—	—	—	—	—	—	—	—
00074H	INTTM15	√	—	—	—	—	—	—	—	—	—	—
00076H	INTTM16	√	—	—	—	—	—	—	—	—	—	—
00078H	INTTM17	√	—	—	—	—	—	—	—	—	—	—
0007AH	—	—	—	—	—	—	—	—	—	—	—	—
0007CH	—	—	—	—	—	—	—	—	—	—	—	—
0007EH	BRK	√	√	√	√	√	√	√	√	√	√	√

Note 1. INTSR2 is only present in this product.

Note 2. INTST1 is only present in this product.

Note 3. INTSR0 is only present in this product.

(2) CALLT instruction table area

The 64-byte area 00080H to 000BFH can store the subroutine entry address of a 2-byte call instruction (CALLT). Set the subroutine entry address to a value in a range of 00000H to 0FFFFH (because an address code is 2 bytes).

To use the boot swap function, set a CALLT instruction table also at 04080H to 040BFH.

(3) Option bytes area

A 4-byte area of 000C0H to 000C3H can be used as an option bytes area. Set the option byte at 040C0H to 040C3H when the boot swap is used. For details, see **CHAPTER 32 OPTION BYTES**.

(4) On-chip debug security ID setting area

A 10-byte area of 000C4H to 000CDH and 040C4H to 040CDH can be used as an on-chip debug security ID setting area. Set the on-chip debug security ID of 10 bytes at 000C4H to 000CDH when the boot swap is not used and at 000C4H to 000CDH and at 040C4H to 040CDH when the boot swap is used. For details, see **CHAPTER 34 ON-CHIP DEBUGGING**.

3.1.2 Mirror area

The RL78/G23 mirrors the code flash area of 00000H to 0FFFFH, to F0000H to FFFFFH (the code flash area to be mirrored is set by the processor mode control register (PMC)).


By reading data from F0000H to FFFFFH, an instruction that does not have the ES register as an operand can be used, and thus the contents of the code flash can be read with the shorter code. However, the code flash area is not mirrored to the special function registers (SFRs), extended special function registers (2nd SFRs), RAM, data flash memory, and use prohibited areas.

See **3.1 Memory Space** for the mirror area of each product.

The mirror area can only be read and no instruction can be fetched from this area.

The following show examples.

Example R7F100GxG (x = A, B, C, E, F, G, J, L, M, P) (Flash memory: 128 Kbytes, RAM: 16 Kbytes)



The PMC register is described below.

- Processor mode control register (PMC)

This register sets the flash memory space for mirroring to area from F0000H to FFFFFH.

The PMC register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 3 - 8 Format of Processor Mode Control Register (PMC)

Address: FFFFEH

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	<0>
PMC	0	0	0	0	0	0	0	MAA

MAA	Selection of flash memory space for mirroring to area from F0000H to FFFFFH
0	00000H to 0FFFFH is mirrored to F0000H to FFFFFH
1	10000H to 1FFFFH is mirrored to F0000H to FFFFFH

Caution 1. After setting the PMC register, wait for at least one instruction and access the mirror area.

Caution 2. When boot swapping is executed while bit 0 (MAA) is 0, data at 03000H to 07FFFH are mirrored at F3000H to F7FFFH after boot swapping.

3.1.3 Internal data memory space

The RL78/G23 products incorporate the RAM with the capacity shown below.

Table 3 - 6 Internal RAM Capacity

Part Number	Internal RAM
R7F100GxF (x = A, B, C, E, F, G, J, L)	12288 × 8 bits (FCF00H to FFEFFH)
R7F100GxG (x = A, B, C, E, F, G, J, L, M, P)	16384 × 8 bits (FBF00H to FFEFFH)
R7F100GxH (x = A, B, C, E, F, G, J, L, M, P)	20480 × 8 bits (FAF00H to FFEFFH)
R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S)	24576 × 8 bits (F9F00H to FFEFFH)
R7F100GxK (x = F, G, J, L, M, P, S)	32768 × 8 bits (F7F00H to FFEFFH)
R7F100GxL (x = F, G, J, L, M, P, S)	49152 × 8 bits (F3F00H to FFEFFH)
R7F100GxN (x = F, G, J, L, M, P, S)	49152 × 8 bits (F3F00H to FFEFFH)

The internal RAM can be used as a data area and a program area where instructions are fetched (the space to which the general-purpose registers are allocated cannot be used for instruction fetching). Four general-purpose register banks consisting of eight 8-bit registers per bank are assigned to the 32-byte area of FFEE0H to FFEFFH of the internal RAM area.

The internal RAM is used as stack memory.

Some areas in the internal memory can be placed in shutdown mode for low-power operation. Data cannot be retained in the areas placed in shutdown mode. For details, see **23.2.2 Memory power reduction control register (PSMCR)**.

Caution 1. The space to which the general-purpose registers are allocated (FFEE0H to FFEFFH) cannot be used for instruction fetching or the stack.

Caution 2. The internal RAM area in the following products cannot be used as stack memory when using the on-chip debugging trace function.

R7F100GxG (x = A, B, C, E, F, G, J, L, M, P): FC300H to FC6FFH

R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S): FA300H to FA6FFH

R7F100GxL, R7F100GxN (x = F, G, J, L, M, P, S): F4300H to F46FFH

3.1.4 Special function register (SFR) area

On-chip peripheral hardware special function registers (SFRs) are allocated in the area FFF00H to FFFFFH (see **Table 3 - 7** in **3.2.4 Special function registers (SFRs)**).

Caution Do not access addresses to which SFRs are not assigned.

3.1.5 Extended special function register (2nd SFR: 2nd special function register) area

On-chip peripheral hardware special function registers (2nd SFRs) are allocated in the area F0000H to F07FFH (see **Table 3 - 8** in **3.2.5 Extended special function registers (2nd SFRs)**).

Caution 1. Do not access addresses to which extended SFRs are not assigned.

Caution 2. The registers of the capacitive sensing unit (CTSU2L) and random number generator (RNG) are allocated to the respective address ranges from F0500H to F0535H and F0540H to F0547H in the area for the extended special function registers. The CPU is placed in the wait state and does not proceed to the next instruction during access to the register range for either module. Accordingly, the CPU entering this state lengthens the number of clock cycles to execute an instruction by the number of cycles of waiting. The CPU waits during access to the registers of the capacitive sensing unit (CTSU2L) and random number generator (RNG) in cases of both reading and writing.


3.1.6 Data memory addressing

Addressing refers to the method of specifying the address of the instruction to be executed next or the address of the register or memory relevant to the execution of instructions.

Several addressing modes are provided for addressing the memory relevant to the execution of instructions for the RL78/G23, based on operability and other considerations. For areas containing data memory in particular, special addressing methods designed for the functions of the special function registers (SFRs) and general-purpose registers are available for use. **Figure 3 - 9** shows correspondence between data memory and addressing.

For details of each addressing, see **3.4 Addressing for Processing Data Addresses**.

Figure 3 - 9 Correspondence Between Data Memory and Addressing



3.2 Processor Registers

The RL78/G23 products incorporate the following processor registers.

3.2.1 Control registers

The control registers control the program sequence, state, and stack memory. The control registers consist of a program counter (PC), a program status word (PSW) and a stack pointer (SP).

(1) Program counter (PC)


The program counter is a 20-bit register that holds the address information of the next program to be executed.

In normal operation, PC is automatically incremented according to the number of bytes of the instruction to be fetched.

When a branch instruction is executed, immediate data and register contents are set.

The values of the reset vector table at addresses 0000H and 0001H are set in the program counter following a reset.

Figure 3 - 10 Format of Program Counter




(2) Program status word (PSW)

The program status word is an 8-bit register consisting of various flags set/reset by instruction execution.

Program status word contents are stored in the stack area upon vectored interrupt request is acknowledged or PUSH PSW instruction execution and are restored upon execution of the RETB, RETI and POP PSW instructions. The value of the PSW is 06H following a reset.

Figure 3 - 11 Format of Program Status Word



(a) Interrupt enable flag (IE)

This flag controls the interrupt request acknowledge operations of the CPU.

When 0, the IE flag is set to the interrupt disabled (DI) state, and all maskable interrupt requests are disabled.

When 1, the IE flag is set to the interrupt enabled (EI) state and interrupt request acknowledgment is controlled with an in-service priority flag (ISP1, ISP0), an interrupt mask flag for various interrupt sources, and a priority specification flag.

The IE flag is reset (0) upon DI instruction execution or interrupt acknowledgment and is set (1) upon EI instruction execution.

(b) Zero flag (Z)

When the operation result is zero, this flag is set (1). It is reset (0) in all other cases.

(c) Register bank select flags (RBS0, RBS1)

These are 2-bit flags to select one of the four register banks.

In these flags, the 2-bit information that indicates the register bank selected by SEL RBn instruction execution is stored.

(d) Auxiliary carry flag (AC)

If the operation result has a carry from bit 3 or a borrow at bit 3, this flag is set (1). It is reset (0) in all other cases.

(e) In-service priority flags (ISP1, ISP0)

This flag manages the priority of acknowledgeable maskable vectored interrupts. Vectored interrupt requests specified lower than the value of ISP0 and ISP1 flags by the priority specification flag registers (PRn0L, PRn0H, PRn1L, PRn1H, PRn2L, PRn2H, PRn3L, and PRn3H; see **21.3.3 Priority specification flag registers**) cannot be acknowledged. Actual request acknowledgment is controlled by the interrupt enable flag (IE).

Remark n = 0, 1

(f) Carry flag (CY)

This flag stores overflow and underflow upon add/subtract instruction execution. It stores the shift-out value upon rotate instruction execution and functions as a bit accumulator during bit operation instruction execution.

(3) Stack pointer (SP)

This is a 16-bit register to hold the start address of the memory stack area. Only the internal RAM area can be set as the stack area.

Figure 3 - 12 Format of Stack Pointer

Symbol	15	14	13	12	11	10	9	8
SP	SP15	SP14	SP13	SP12	SP11	SP10	SP9	SP8
	7	6	5	4	3	2	1	0
	SP7	SP6	SP5	SP4	SP3	SP2	SP1	0

In stack addressing through a stack pointer, the SP is decremented ahead of write (save) to the stack memory and is incremented after read (restore) from the stack memory.

- Caution 1.** Since the contents of the SP become undefined following a reset, be sure to initialize the SP before using the stack.
- Caution 2.** The space to which the general-purpose registers are allocated (FFEE0H to FFEFFH) cannot be used for instruction fetching or the stack.
- Caution 3.** The internal RAM area in the following products cannot be used as stack memory when using the on-chip debugging trace function.
- R7F100GxG (x = A, B, C, E, F, G, J, L, M, P): FC300H to FC6FFH
- R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S): FA300H to FA6FFH
- R7F100GxL, R7F100GxN (x = F, G, J, L, M, P, S): F4300H to F46FFH

3.2.2 General-purpose registers

General-purpose registers are mapped at particular addresses (FFEE0H to FFEFFH) of the data memory. The general-purpose registers consist of 4 banks, each bank consisting of eight 8-bit registers (X, A, C, B, E, D, L, and H).


Each register can be used as an 8-bit register, and two 8-bit registers can also be used in a pair as a 16-bit register (AX, BC, DE, and HL).

Register banks to be used for instruction execution are set by the CPU control instruction (SEL RBn). Because of the 4-register bank configuration, an efficient program can be created by switching between a register for normal processing and a register for interrupt processing for each bank.

Caution The space to which the general-purpose registers are allocated (FFEE0H to FFEFFH) cannot be used for instruction fetching or the stack.

Figure 3 - 13 Configuration of General-Purpose Registers

(a) Function name



3.2.3 ES and CS registers

The ES register and CS register are used to specify the higher address for data access and when a branch instruction is executed (register indirect addressing), respectively.


The default value of the ES register after reset is 0FH, and that of the CS register is 00H.

Figure 3 - 14 Configuration of ES and CS Registers

Symbol	7	6	5	4	3	2	1	0
ES	0	0	0	0	ES3	ES2	ES1	ES0
Symbol	7	6	5	4	3	2	1	0
CS	0	0	0	0	CS3	CS2	ES1	ES0

Though the data area which can be accessed with 16-bit addresses is the 64 Kbytes from F0000H to FFFFFH, using the ES register as well extends this to the 1 Mbyte from 00000H to FFFFFH.

Figure 3 - 15 Extension of Data Area Which Can Be Accessed



3.2.4 Special function registers (SFRs)

Unlike a general-purpose register, each SFR has a special function.

SFRs are allocated to the FFF00H to FFFFFFFH area.

SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions.

The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (sfr.bit).

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>, <Bit number> or <Address>, <Bit number>

- 8-bit manipulation

Describe the symbol defined by the assembler for the 8-bit manipulation instruction operand (sfr). This manipulation can also be specified with an address.

- 16-bit manipulation

Describe the symbol defined by the assembler for the 16-bit manipulation instruction operand (sfrp). When specifying an address, describe an even address.

Table 3 - 7 give lists of the SFRs. The meanings of items in the table are as follows.

- Symbol

This item indicates the address of a special function register. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

- R/W

This item indicates whether the corresponding SFR can be read or written.

R/W: Read/write enable

R: Read only

W: Write only

- Manipulable bit units

“√” indicates the manipulable bit unit (1, 8, or 16). “—” indicates a bit unit for which manipulation is not possible.

- After reset

Items in this column indicate the states (values) of each of the registers after generation of a reset signal.

Caution Do not access addresses to which SFRs are not assigned.

Remark For extended SFRs (2nd SFRs), see **3.2.5 Extended special function registers (2nd SFRs)**.

Table 3 - 7 List of Special Function Registers (SFRs) (1/4)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1 bit	8 bits	16 bits	
FFF00H	Port register 0	P0		R/W	√	√	—	00H
FFF01H	Port register 1	P1		R/W	√	√	—	00H
FFF02H	Port register 2	P2		R/W	√	√	—	00H
FFF03H	Port register 3	P3		R/W	√	√	—	00H
FFF04H	Port register 4	P4		R/W	√	√	—	00H
FFF05H	Port register 5	P5		R/W	√	√	—	00H
FFF06H	Port register 6	P6		R/W	√	√	—	00H
FFF07H	Port register 7	P7		R/W	√	√	—	00H
FFF08H	Port register 8	P8		R/W	√	√	—	00H
FFF09H	Port register 9	P9		R/W	√	√	—	00H
FFF0AH	Port register 10	P10		R/W	√	√	—	00H
FFF0BH	Port register 11	P11		R/W	√	√	—	00H
FFF0CH	Port register 12	P12		R/W	√	√	—	Undefined
FFF0DH	Port register 13	P13		R/W	√	√	—	Undefined
FFF0EH	Port register 14	P14		R/W	√	√	—	00H
FFF0FH	Port register 15	P15		R/W	√	√	—	00H
FFF10H	Serial data register 00	TXD0/ SIO00	SDR00	R/W	—	√	√	0000H
FFF11H		—			—	—		
FFF12H	Serial data register 01	RXD0/ SIO01	SDR01	R/W	—	√	√	0000H
FFF13H		—			—	—		
FFF14H	Serial data register 12	TXD3/ SIO30	SDR12	R/W	—	√	√	0000H
FFF15H		—			—	—		
FFF16H	Serial data register 13	RXD3/ SIO31	SDR13	R/W	—	√	√	0000H
FFF17H		—			—	—		
FFF18H	Timer data register 00	TDR00		R/W	—	—	√	0000H
FFF19H								
FFF1AH	Timer data register 01	TDR01L	TDR01	R/W	—	√	√	00H
FFF1BH		TDR01H			—	√		00H
FFF1EH	12-bit/10-bit A/D conversion result register	ADCR		R	—	—	√	0000H
FFF1FH	8-bit A/D conversion result register	ADCRH		R	—	√	—	00H
FFF20H	Port mode register 0	PM0		R/W	√	√	—	FFH
FFF21H	Port mode register 1	PM1		R/W	√	√	—	FFH
FFF22H	Port mode register 2	PM2		R/W	√	√	—	FFH
FFF23H	Port mode register 3	PM3		R/W	√	√	—	FFH
FFF24H	Port mode register 4	PM4		R/W	√	√	—	FFH
FFF25H	Port mode register 5	PM5		R/W	√	√	—	FFH
FFF26H	Port mode register 6	PM6		R/W	√	√	—	FFH
FFF27H	Port mode register 7	PM7		R/W	√	√	—	FFH
FFF28H	Port mode register 8	PM8		R/W	√	√	—	FFH
FFF29H	Port mode register 9	PM9		R/W	√	√	—	FFH
FFF2AH	Port mode register 10	PM10		R/W	√	√	—	FFH
FFF2BH	Port mode register 11	PM11		R/W	√	√	—	FFH
FFF2CH	Port mode register 12	PM12		R/W	√	√	—	FFH
FFF2EH	Port mode register 14	PM14		R/W	√	√	—	FFH
FFF2FH	Port mode register 15	PM15		R/W	√	√	—	FFH

Table 3 - 7 List of Special Function Registers (SFRs) (2/4)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1 bit	8 bits	16 bits	
FFF30H	A/D converter mode register 0	ADM0		R/W	√	√	—	00H
FFF31H	Analog input channel specification register	ADS		R/W	√	√	—	00H
FFF32H	A/D converter mode register 1	ADM1		R/W	√	√	—	00H
FFF34H	Key return control register	KRCTL		R/W	√	√	—	00H
FFF35H	Key return flag register	KRF		R/W	—	√	—	00H
FFF37H	Key return mode register 0	KRM0		R/W	√	√	—	00H
FFF38H	External interrupt rising edge enable register 0	EGP0		R/W	√	√	—	00H
FFF39H	External interrupt falling edge enable register 0	EGN0		R/W	√	√	—	00H
FFF3AH	External interrupt rising edge enable register 1	EGP1		R/W	√	√	—	00H
FFF3BH	External interrupt falling edge enable register 1	EGN1		R/W	√	√	—	00H
FFF44H	Serial data register 02	TXD1/ SIO10	SDR02	R/W	—	√	√	0000H
FFF45H		—			—	—		
FFF46H	Serial data register 03	RXD1/ SIO11	SDR03	R/W	—	√	√	0000H
FFF47H		—			—	—		
FFF48H	Serial data register 10	TXD2/ SIO20	SDR10	R/W	—	√	√	0000H
FFF49H		—			—	—		
FFF4AH	Serial data register 11	RXD2/ SIO21	SDR11	R/W	—	√	√	0000H
FFF4BH		—			—	—		
FFF50H	IICA shift register 0	IICA0		R/W	—	√	—	00H
FFF51H	IICA status register 0	IICS0		R	√	√	—	00H
FFF52H	IICA flag register 0	IICF0		R/W	√	√	—	00H
FFF54H	IICA shift register 1	IICA1		R/W	—	√	—	00H
FFF55H	IICA status register 1	IICS1		R	√	√	—	00H
FFF56H	IICA flag register 1	IICF1		R/W	√	√	—	00H
FFF64H	Timer data register 02	TDR02		R/W	—	—	√	0000H
FFF65H								
FFF66H	Timer data register 03	TDR03L	TDR03	R/W	—	√	√	00H
FFF67H		TDR03H			—	√		00H
FFF68H	Timer data register 04	TDR04		R/W	—	—	√	0000H
FFF69H								
FFF6AH	Timer data register 05	TDR05		R/W	—	—	√	0000H
FFF6BH								
FFF6CH	Timer data register 06	TDR06		R/W	—	—	√	0000H
FFF6DH								
FFF6EH	Timer data register 07	TDR07		R/W	—	—	√	0000H
FFF6FH								
FFF70H	Timer data register 10	TDR10		R/W	—	—	√	0000H
FFF71H								
FFF72H	Timer data register 11	TDR11L	TDR11	R/W	—	√	√	00H
FFF73H		TDR11H			—	√		00H
FFF74H	Timer data register 12	TDR12		R/W	—	—	√	0000H
FFF75H								
FFF76H	Timer data register 13	TDR13L	TDR13	R/W	—	√	√	00H
FFF77H		TDR13H			—	√		00H

Table 3 - 7 List of Special Function Registers (SFRs) (3/4)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1 bit	8 bits	16 bits	
FFF78H	Timer data register 14	TDR14		R/W	—	—	√	0000H
FFF79H					—	—	√	
FFF7AH	Timer data register 15	TDR15		R/W	—	—	√	0000H
FFF7BH					—	—	√	
FFF7CH	Timer data register 16	TDR16		R/W	—	—	√	0000H
FFF7DH					—	—	√	
FFF7EH	Timer data register 17	TDR17		R/W	—	—	√	0000H
FFF7FH					—	—	√	
FFFA0H	Clock operation mode control register	CMC		R/W	—	√	—	00H
FFFA1H	Clock operation status control register	CSC		R/W	√	√	—	C0H
FFFA2H	Oscillation stabilization time counter status register	OSTC		R	√	√	—	00H
FFFA3H	Oscillation stabilization time select register	OSTS		R/W	—	√	—	07H
FFFA4H	System clock control register	CKC		R/W	√	√	—	00H
FFFA5H	Clock output select register 0	CKS0		R/W	√	√	—	00H
FFFA6H	Clock output select register 1	CKS1		R/W	√	√	—	00H
FFFA7H	Subsystem clock select register	CKSEL		R/W	√	√	—	00H
FFFA8H	Reset control flag register	RESF		R	—	√	—	Undefined Note 1
FFFA9H	Voltage detection register	LVIM		R/W	√	√	—	00HNote 2
FFFAAH	Voltage detection level register	LVIS		R/W	√	√	—	19H
FFFABH	Watchdog timer enable register	WDTE		R/W	—	√	—	9AH/ 1AHNote 3
FFFACH	CRC input register	CRCIN		R/W	—	√	—	00H
FFFD0H	Interrupt request flag register 2	IF2L	IF2	R/W	√	√	√	00H
FFFD1H		IF2H		R/W	√	√		00H
FFFD2H	Interrupt request flag register 3	IF3L	IF3	R/W	√	√	√	00H
FFFD3H		IF3H		R/W	√	√		00H
FFFD4H	Interrupt mask flag register 2	MK2L	MK2	R/W	√	√	√	FFH
FFFD5H		MK2H		R/W	√	√		FFH
FFFD6H	Interrupt mask flag register 3	MK3L	MK3	R/W	√	√	√	FFH
FFFD7H		MK3H		R/W	√	√		FFH
FFFD8H	Priority specification flag register 02	PR02L	PR02	R/W	√	√	√	FFH
FFFD9H		PR02H		R/W	√	√		FFH
FFFDAH	Priority specification flag register 03	PR03L	PR03	R/W	√	√	√	FFH
FFFDBH		PR03H		R/W	√	√		FFH
FFFDCH	Priority specification flag register 12	PR12L	PR12	R/W	√	√	√	FFH
FFFDDH		PR12H		R/W	√	√		FFH
FFFDEH	Priority specification flag register 13	PR13L	PR13	R/W	√	√	√	FFH
FFFDFH		PR13H		R/W	√	√		FFH
FFFE0H	Interrupt request flag register 0	IF0L	IF0	R/W	√	√	√	00H
FFFE1H		IF0H		R/W	√	√		00H
FFFE2H	Interrupt request flag register 1	IF1L	IF1	R/W	√	√	√	00H
FFFE3H		IF1H		R/W	√	√		00H
FFFE4H	Interrupt mask flag register 0	MK0L	MK0	R/W	√	√	√	FFH
FFFE5H		MK0H		R/W	√	√		FFH
FFFE6H	Interrupt mask flag register 1	MK1L	MK1	R/W	√	√	√	FFH
FFFE7H		MK1H		R/W	√	√		FFH
FFFE8H	Priority specification flag register 00	PR00L	PR00	R/W	√	√	√	FFH
FFFE9H		PR00H		R/W	√	√		FFH

Table 3 - 7 List of Special Function Registers (SFRs) (4/4)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1 bit	8 bits	16 bits	
FFFEAH	Priority specification flag register 01	PR01L	PR01	R/W	√	√	√	FFH
FFFEBH		PR01H		R/W	√	√		FFH
FFFECH	Priority specification flag register 10	PR10L	PR10	R/W	√	√	√	FFH
FFFEDH		PR10H		R/W	√	√		FFH
FFFEEH	Priority specification flag register 11	PR11L	PR11	R/W	√	√	√	FFH
FFFEFH		PR11H		R/W	√	√		FFH
FFFF0H	Multiply and accumulation register (L)	MACRL		R/W	—	—	√	0000H
FFFF1H								
FFFF2H	Multiply and accumulation register (H)	MACRH		R/W	—	—	√	0000H
FFFF3H								
FFFFEH	Processor mode control register	PMC		R/W	√	√	—	00H

Note 1. For the reset resources, see **CHAPTER 24 RESET FUNCTION**.

Note 2. The initial value depends on the source of the reset. See **26.3.1 Voltage detection register (LVIM)**.

Note 3. The reset value of the WDTE register is determined by the setting of the option byte.

Remark For extended SFRs (2nd SFRs), see **Table 3 - 8 List of Extended Special Function Registers (2nd SFRs)**.

3.2.5 Extended special function registers (2nd SFRs)

Unlike a general-purpose register, each extended SFR (2nd SFR) has a special function.

Extended SFRs are allocated to the F0000H to F07FFH area. SFRs other than those in the SFR area (FFF00H to FFFFFH) are allocated to this area. An instruction that accesses the extended SFR area, however, is 1 byte longer than an instruction that accesses the SFR area.

Extended SFRs can be manipulated like general-purpose registers, using operation, transfer, and bit manipulation instructions. The manipulable bit units, 1, 8, and 16, depend on the SFR type.

Each manipulation bit unit can be specified as follows.

- 1-bit manipulation

Describe as follows for the 1-bit manipulation instruction operand (!addr16.bit)

When the bit name is defined: <Bit name>

When the bit name is not defined: <Register name>, <Bit number> or <Address>, <Bit number>

- 8-bit manipulation

Describe the symbol defined by the assembler for the 8-bit manipulation instruction operand (!addr16). This manipulation can also be specified with an address.

- 16-bit manipulation

Describe the symbol defined by the assembler for the 16-bit manipulation instruction operand (!addr16). When specifying an address, describe an even address.

Table 3 - 8 give lists of the extended SFRs. The meanings of items in the table are as follows.

- Symbol

This item indicates the address of an extended SFR. It is a reserved word in the assembler, and is defined as an sfr variable using the #pragma sfr directive in the compiler. When using the assembler, debugger, and simulator, symbols can be written as an instruction operand.

- R/W

This item indicates whether the corresponding extended SFR can be read or written.

R/W: Read/write enable

R: Read only

W: Write only

- Manipulable bit units

“√” indicates the manipulable bit unit (1, 8, or 16). “—” indicates a bit unit for which manipulation is not possible.

- After reset

Items in this column indicate the states (values) of each of the registers after generation of a reset signal.

Caution Do not access addresses to which extended SFRs (2nd SFRs) are not assigned.

Remark For SFRs in the SFR area, see 3.1.4 Special function register (SFR) area.

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (1/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0010H	A/D converter mode register 2	ADM2	R/W	√	√	—	00H
F0011H	Conversion result comparison upper limit setting register	ADUL	R/W	—	√	—	FFH
F0012H	Conversion result comparison lower limit setting register	ADLL	R/W	—	√	—	00H
F0013H	A/D test register	ADTES	R/W	—	√	—	00H
F0020H	12-bit/10-bit A/D conversion result register 0	—	R	—	—	√	0000H
F0021H	8-bit A/D conversion result register 0	ADCR0H		—	√	—	00H
F0022H	12-bit/10-bit A/D conversion result register 1	—	R	—	—	√	0000H
F0023H	8-bit A/D conversion result register 1	ADCR1H		—	√	—	00H
F0024H	12-bit/10-bit A/D conversion result register 2	—	R	—	—	√	0000H
F0025H	8-bit A/D conversion result register 2	ADCR2H		—	√	—	00H
F0026H	12-bit/10-bit A/D conversion result register 3	—	R	—	—	√	0000H
F0027H	8-bit A/D conversion result register 3	ADCR3H		—	√	—	00H
F0030H	Pull-up resistor option register 0	PU0	R/W	√	√	—	00H
F0031H	Pull-up resistor option register 1	PU1	R/W	√	√	—	00H
F0033H	Pull-up resistor option register 3	PU3	R/W	√	√	—	00H
F0034H	Pull-up resistor option register 4	PU4	R/W	√	√	—	01H
F0035H	Pull-up resistor option register 5	PU5	R/W	√	√	—	00H
F0036H	Pull-up resistor option register 6	PU6	R/W	√	√	—	00H
F0037H	Pull-up resistor option register 7	PU7	R/W	√	√	—	00H
F0038H	Pull-up resistor option register 8	PU8	R/W	√	√	—	00H
F0039H	Pull-up resistor option register 9	PU9	R/W	√	√	—	00H
F003AH	Pull-up resistor option register 10	PU10	R/W	√	√	—	00H
F003BH	Pull-up resistor option register 11	PU11	R/W	√	√	—	00H
F003CH	Pull-up resistor option register 12	PU12	R/W	√	√	—	00H
F003EH	Pull-up resistor option register 14	PU14	R/W	√	√	—	00H
F0040H	Port input mode register 0	PIM0	R/W	√	√	—	00H
F0041H	Port input mode register 1	PIM1	R/W	√	√	—	00H
F0043H	Port input mode register 3	PIM3	R/W	√	√	—	00H
F0044H	Port input mode register 4	PIM4	R/W	√	√	—	00H
F0045H	Port input mode register 5	PIM5	R/W	√	√	—	00H
F0047H	Port input mode register 7	PIM7	R/W	√	√	—	00H
F0048H	Port input mode register 8	PIM8	R/W	√	√	—	00H
F004EH	Port input mode register 14	PIM14	R/W	√	√	—	00H
F0050H	Port output mode register 0	POM0	R/W	√	√	—	00H
F0051H	Port output mode register 1	POM1	R/W	√	√	—	00H
F0053H	Port output mode register 3	POM3	R/W	√	√	—	00H
F0054H	Port output mode register 4	POM4	R/W	√	√	—	00H
F0055H	Port output mode register 5	POM5	R/W	√	√	—	00H
F0057H	Port output mode register 7	POM7	R/W	√	√	—	00H
F0058H	Port output mode register 8	POM8	R/W	√	√	—	00H
F0059H	Port output mode register 9	POM9	R/W	√	√	—	00H
F005CH	Port output mode register 12	POM12	R/W	√	√	—	00H
F005EH	Port output mode register 14	POM14	R/W	√	√	—	00H
F0060H	Port mode control A register 0	PMCA0	R/W	√	√	—	FFH
F0061H	Port mode control A register 1	PMCA1	R/W	√	√	—	FFH
F0062H	Port mode control A register 2	PMCA2	R/W	√	√	—	FFH

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (2/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0063H	Port mode control A register 3	PMCA3	R/W	√	√	—	FFH
F006AH	Port mode control A register 10	PMCA10	R/W	√	√	—	FFH
F006BH	Port mode control A register 11	PMCA11	R/W	√	√	—	FFH
F006CH	Port mode control A register 12	PMCA12	R/W	√	√	—	FFH
F006EH	Port mode control A register 14	PMCA14	R/W	√	√	—	FFH
F006FH	Port mode control A register 15	PMCA15	R/W	√	√	—	FFH
F0070H	Noise filter enable register 0	NFEN0	R/W	√	√	—	00H
F0071H	Noise filter enable register 1	NFEN1	R/W	√	√	—	00H
F0072H	Noise filter enable register 2	NFEN2	R/W	√	√	—	00H
F0073H	Input switch control register	ISC	R/W	√	√	—	00H
F0074H	Timer input select register 0	TIS0	R/W	—	√	—	00H
F0075H	Timer input select register 1	TIS1	R/W	—	√	—	00H
F0077H	Peripheral I/O redirection register	PIOR	R/W	—	√	—	00H
F0078H	Invalid memory access detection control register	IAWCTL	R/W	—	√	—	00H
F0079H	UART loop back select register	ULBS	R/W	√	√	—	00H
F007BH	Port mode select register	PMS	R/W	√	√	—	00H
F007DH	Global digital input disable register	GDIDIS	R/W	√	√	—	00H
F0090H	Data flash control register	DFLCTL	R/W	√	√	—	00H
F00A0H	High-speed on-chip oscillator trimming register	HIOTRM	R/W	—	√	—	Undefined Note 1
F00A8H	High-speed on-chip oscillator frequency select register	HOCODIV	R/W	—	√	—	Undefined Note 2
F00AAH	Flash operating mode select register	FLMODE	R/W	√	√	—	40H/80H/C0H Note 3
F00ABH	Flash operating mode protect register	FLMWRP	R/W	√	√	—	00H
F00B0H	Flash security flag monitor register	FLSEC	R	—	—	√	Undefined
F00B2H	Flash FSW monitor register S	FLFSWS	R	—	—	√	Undefined
F00B4H	Flash FSW monitor register E	FLFSWE	R	—	—	√	Undefined
F00B6H	Flash memory sequencer initial setting register	FSSET	R/W	—	√	—	00H
F00B7H	Flash extra sequencer control register	FSSE	R/W	√	√	—	00H
F00C0H	Flash protect command register	PFCMD	R/W	—	√	—	—
F00C1H	Flash status register	PFS	R	√	√	—	00H
F00F0H	Peripheral enable register 0	PER0	R/W	√	√	—	00H
F00F1H	Peripheral reset control register 0	PRR0	R/W	√	√	—	00H
F00F2H	Middle-speed on-chip oscillator frequency select register	MOCODIV	R/W	—	√	—	00H
F00F3H	Subsystem clock supply mode control register	OSMC	R/W	√	√	—	Undefined
F00F5H	RAM parity error control register	RPECTL	R/W	√	√	—	00H
F00F9H	Power-on-reset status register	PORSR	R/W	√	√	—	00H
F00FAH	Peripheral enable register 1	PER1	R/W	√	√	—	00H
F00FBH	Peripheral reset control register 1	PRR1	R/W	√	√	—	00H
F00FEH	BCD correction result register	BCDADJ	R	—	√	—	Undefined
F00FFH	Interrupt vector jump enable register	VECTCTRL	R/W	—	√	—	00H
F0100H	Serial status register 00	SSR00L	SSR00	R	—	√	0000H
F0101H		—			—	—	
F0102H	Serial status register 01	SSR01L	SSR01	R	—	√	0000H
F0103H		—			—	—	
F0104H	Serial status register 02	SSR02L	SSR02	R	—	√	0000H
F0105H		—			—	—	

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (3/15)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F0106H	Serial status register 03	SSR03L	SSR03	R	—	√	√	0000H
F0107H		—			—			
F0108H	Serial flag clear trigger register 00	SIR00L	SIR00	R/W	—	√	√	0000H
F0109H		—			—			
F010AH	Serial flag clear trigger register 01	SIR01L	SIR01	R/W	—	√	√	0000H
F010BH		—			—			
F010CH	Serial flag clear trigger register 02	SIR02L	SIR02	R/W	—	√	√	0000H
F010DH		—			—			
F010EH	Serial flag clear trigger register 03	SIR03L	SIR03	R/W	—	√	√	0000H
F010FH		—			—			
F0110H	Serial mode register 00	SMR00		R/W	—	—	√	0020H
F0111H								
F0112H	Serial mode register 01	SMR01		R/W	—	—	√	0020H
F0113H								
F0114H	Serial mode register 02	SMR02		R/W	—	—	√	0020H
F0115H								
F0116H	Serial mode register 03	SMR03		R/W	—	—	√	0020H
F0117H								
F0118H	Serial communication operation setting register 00	SCR00		R/W	—	—	√	0087H
F0119H								
F011AH	Serial communication operation setting register 01	SCR01		R/W	—	—	√	0087H
F011BH								
F011CH	Serial communication operation setting register 02	SCR02		R/W	—	—	√	0087H
F011DH								
F011EH	Serial communication operation setting register 03	SCR03		R/W	—	—	√	0087H
F011FH								
F0120H	Serial channel enable status register 0	SE0L	SE0	R	√	√	√	0000H
F0121H		—			—			
F0122H	Serial channel start register 0	SS0L	SS0	R/W	√	√	√	0000H
F0123H		—			—			
F0124H	Serial channel stop register 0	ST0L	ST0	R/W	√	√	√	0000H
F0125H		—			—			
F0126H	Serial clock select register 0	SPS0L	SPS0	R/W	—	√	√	0000H
F0127H		—			—			
F0128H	Serial output register 0	SO0		R/W	—	—	√	0F0FH
F0129H								
F012AH	Serial output enable register 0	SOE0L	SOE0	R/W	√	√	√	0000H
F012BH		—			—			
F0134H	Serial output level register 0	SOL0L	SOL0	R/W	—	√	√	0000H
F0135H		—			—			
F0138H	Serial standby control register 0	SSC0L	SSC0	R/W	—	√	√	0000H
F0139H		—			—			
F0140H	Serial status register 10	SSR10L	SSR10	R	—	√	√	0000H
F0141H		—			—			
F0142H	Serial status register 11	SSR11L	SSR11	R	—	√	√	0000H
F0143H		—			—			
F0144H	Serial status register 12	SSR12L	SSR12	R	—	√	√	0000H
F0145H		—			—			

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (4/15)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F0146H	Serial status register 13	SSR13L	SSR13	R	—	√	√	0000H
F0147H		—			—			
F0148H	Serial flag clear trigger register 10	SIR10L	SIR10	R/W	—	√	√	0000H
F0149H		—			—			
F014AH	Serial flag clear trigger register 11	SIR11L	SIR11	R/W	—	√	√	0000H
F014BH		—			—			
F014CH	Serial flag clear trigger register 12	SIR12L	SIR12	R/W	—	√	√	0000H
F014DH		—			—			
F014EH	Serial flag clear trigger register 13	SIR13L	SIR13	R/W	—	√	√	0000H
F014FH		—			—			
F0150H	Serial mode register 10	SMR10		R/W	—	—	√	0020H
F0151H								
F0152H	Serial mode register 11	SMR11		R/W	—	—	√	0020H
F0153H								
F0154H	Serial mode register 12	SMR12		R/W	—	—	√	0020H
F0155H								
F0156H	Serial mode register 13	SMR13		R/W	—	—	√	0020H
F0157H								
F0158H	Serial communication operation setting register 10	SCR10		R/W	—	—	√	0087H
F0159H								
F015AH	Serial communication operation setting register 11	SCR11		R/W	—	—	√	0087H
F015BH								
F015CH	Serial communication operation setting register 12	SCR12		R/W	—	—	√	0087H
F015DH								
F015EH	Serial communication operation setting register 13	SCR13		R/W	—	—	√	0087H
F015FH								
F0160H	Serial channel enable status register 1	SE1L	SE1	R	√	√	√	0000H
F0161H		—			—			
F0162H	Serial channel start register 1	SS1L	SS1	R/W	√	√	√	0000H
F0163H		—			—			
F0164H	Serial channel stop register 1	ST1L	ST1	R/W	√	√	√	0000H
F0165H		—			—			
F0166H	Serial clock select register 1	SPS1L	SPS1	R/W	—	√	√	0000H
F0167H		—			—			
F0168H	Serial output register 1	SO1		R/W	—	—	√	0F0FH
F0169H								
F016AH	Serial output enable register 1	SOE1L	SOE1	R/W	√	√	√	0000H
F016BH		—			—			
F0174H	Serial output level register 1	SOL1L	SOL1	R/W	—	√	√	0000H
F0175H		—			—			
F0178H	Serial standby control register 1	SSC1L	SSC1	R/W	—	√	√	0000H
F0179H		—			—			
F0180H	Timer counter register 00	TCR00		R	—	—	√	FFFFH
F0181H								
F0182H	Timer counter register 01	TCR01		R	—	—	√	FFFFH
F0183H								
F0184H	Timer counter register 02	TCR02		R	—	—	√	FFFFH
F0185H								

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (5/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0186H	Timer counter register 03	TCR03	R	—	—	√	FFFFH
F0187H				—	—	√	
F0188H	Timer counter register 04	TCR04	R	—	—	√	FFFFH
F0189H				—	—	√	
F018AH	Timer counter register 05	TCR05	R	—	—	√	FFFFH
F018BH				—	—	√	
F018CH	Timer counter register 06	TCR06	R	—	—	√	FFFFH
F018DH				—	—	√	
F018EH	Timer counter register 07	TCR07	R	—	—	√	FFFFH
F018FH				—	—	√	
F0190H	Timer mode register 00	TMR00	R/W	—	—	√	0000H
F0191H				—	—	√	
F0192H	Timer mode register 01	TMR01	R/W	—	—	√	0000H
F0193H				—	—	√	
F0194H	Timer mode register 02	TMR02	R/W	—	—	√	0000H
F0195H				—	—	√	
F0196H	Timer mode register 03	TMR03	R/W	—	—	√	0000H
F0197H				—	—	√	
F0198H	Timer mode register 04	TMR04	R/W	—	—	√	0000H
F0199H				—	—	√	
F019AH	Timer mode register 05	TMR05	R/W	—	—	√	0000H
F019BH				—	—	√	
F019CH	Timer mode register 06	TMR06	R/W	—	—	√	0000H
F019DH				—	—	√	
F019EH	Timer mode register 07	TMR07	R/W	—	—	√	0000H
F019FH				—	—	√	
F01A0H	Timer status register 00	TSR00L	R	—	√	√	0000H
F01A1H		—		—	—		
F01A2H	Timer status register 01	TSR01L	R	—	√	√	0000H
F01A3H		—		—	—		
F01A4H	Timer status register 02	TSR02L	R	—	√	√	0000H
F01A5H		—		—	—		
F01A6H	Timer status register 03	TSR03L	R	—	√	√	0000H
F01A7H		—		—	—		
F01A8H	Timer status register 04	TSR04L	R	—	√	√	0000H
F01A9H		—		—	—		
F01AAH	Timer status register 05	TSR05L	R	—	√	√	0000H
F01ABH		—		—	—		
F01ACH	Timer status register 06	TSR06L	R	—	√	√	0000H
F01ADH		—		—	—		
F01AEH	Timer status register 07	TSR07L	R	—	√	√	0000H
F01AFH		—		—	—		
F01B0H	Timer channel enable status register 0	TE0L	R	√	√	√	0000H
F01B1H		—		—	—		
F01B2H	Timer channel start register 0	TS0L	R/W	√	√	√	0000H
F01B3H		—		—	—		
F01B4H	Timer channel stop register 0	TT0L	R/W	√	√	√	0000H
F01B5H		—		—	—		

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (6/15)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F01B6H	Timer clock select register 0	TPS0		R/W	—	—	√	0000H
F01B7H								
F01B8H	Timer output register 0	TO0L	TO0	R/W	—	√	√	0000H
F01B9H		—			—	—		
F01BAH	Timer output enable register 0	TOE0L	TOE0	R/W	√	√	√	0000H
F01BBH		—			—	—		
F01BCH	Timer output level register 0	TOL0L	TOL0	R/W	—	√	√	0000H
F01BDH		—			—	—		
F01BEH	Timer output mode register 0	TOM0L	TOM0	R/W	—	√	√	0000H
F01BFH		—			—	—		
F01C0H	Timer counter register 10	TCR10		R	—	—	√	FFFFH
F01C1H								
F01C2H	Timer counter register 11	TCR11		R	—	—	√	FFFFH
F01C3H								
F01C4H	Timer counter register 12	TCR12		R	—	—	√	FFFFH
F01C5H								
F01C6H	Timer counter register 13	TCR13		R	—	—	√	FFFFH
F01C7H								
F01C8H	Timer counter register 14	TCR14		R	—	—	√	FFFFH
F01C9H								
F01CAH	Timer counter register 15	TCR15		R	—	—	√	FFFFH
F01CBH								
F01CCH	Timer counter register 16	TCR16		R	—	—	√	FFFFH
F01CDH								
F01CEH	Timer counter register 17	TCR17		R	—	—	√	FFFFH
F01CFH								
F01D0H	Timer mode register 10	TMR10		R/W	—	—	√	0000H
F01D1H								
F01D2H	Timer mode register 11	TMR11		R/W	—	—	√	0000H
F01D3H								
F01D4H	Timer mode register 12	TMR12		R/W	—	—	√	0000H
F01D5H								
F01D6H	Timer mode register 13	TMR13		R/W	—	—	√	0000H
F01D7H								
F01D8H	Timer mode register 14	TMR14		R/W	—	—	√	0000H
F01D9H								
F01DAH	Timer mode register 15	TMR15		R/W	—	—	√	0000H
F01DBH								
F01DCH	Timer mode register 16	TMR16		R/W	—	—	√	0000H
F01DDH								
F01DEH	Timer mode register 17	TMR17		R/W	—	—	√	0000H
F01DFH								
F01E0H	Timer status register 10	TSR10L	TSR10	R	—	√	√	0000H
F01E1H		—			—	—		
F01E2H	Timer status register 11	TSR11L	TSR11	R	—	√	√	0000H
F01E3H		—			—	—		
F01E4H	Timer status register 12	TSR12L	TSR12	R	—	√	√	0000H
F01E5H		—			—	—		

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (7/15)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F01E6H	Timer status register 13	TSR13L	TSR13	R	—	√	√	0000H
F01E7H		—			—			
F01E8H	Timer status register 14	TSR14L	TSR14	R	—	√	√	0000H
F01E9H		—			—			
F01EAH	Timer status register 15	TSR15L	TSR15	R	—	√	√	0000H
F01EBH		—			—			
F01ECH	Timer status register 16	TSR16L	TSR16	R	—	√	√	0000H
F01EDH		—			—			
F01EEH	Timer status register 17	TSR17L	TSR17	R	—	√	√	0000H
F01EFH		—			—			
F01F0H	Timer channel enable status register 1	TE1L	TE1	R	√	√	√	0000H
F01F1H		—			—			
F01F2H	Timer channel start register 1	TS1L	TS1	R/W	√	√	√	0000H
F01F3H		—			—			
F01F4H	Timer channel stop register 1	TT1L	TT1	R/W	√	√	√	0000H
F01F5H		—			—			
F01F6H	Timer clock select register 1	TPS1		R/W	—	—	√	0000H
F01F7H					—	—		
F01F8H	Timer output register 1	TO1L	TO1	R/W	—	√	√	0000H
F01F9H		—			—			
F01FAH	Timer output enable register 1	TOE1L	TOE1	R/W	√	√	√	0000H
F01FBH		—			—			
F01FCH	Timer output level register 1	TOL1L	TOL1	R/W	—	√	√	0000H
F01FDH		—			—			
F01FEH	Timer output mode register 1	TOM1L	TOM1	R/W	—	√	√	0000H
F01FFH		—			—			
F0212H	Middle-speed on-chip oscillator trimming register	MIOTRM		R/W	—	√	—	80H
F0213H	Low-speed on-chip oscillator trimming register	LIOTRM		R/W	—	√	—	80H
F0214H	High-speed system clock division register	MOSCDIV		R/W	—	√	—	00H
F0215H	Standby mode release setting register	WKUPMD		R/W	√	√	—	00H
F0216H	Memory power reduction control register	PSMCR		R/W	√	√	—	00H
F0218H	LVD detection flag clear register	LVDFCLR		R/W	√	√	—	00H
F0220H	Second count register	SEC		R/W	—	√	—	Undefined
F0221H	Minute count register	MIN		R/W	—	√	—	Undefined
F0222H	Hour count register	HOUR		R/W	—	√	—	Undefined
F0223H	Day-of-week count register	WEEK		R/W	—	√	—	Undefined
F0224H	Day count register	DAY		R/W	—	√	—	Undefined
F0225H	Month count register	MONTH		R/W	—	√	—	Undefined
F0226H	Year count register	YEAR		R/W	—	√	—	Undefined
F0227H	Time error correction register	SUBCUD		R/W	—	√	—	00H
F0228H	Alarm minute register	ALARMWM		R/W	—	√	—	Undefined
F0229H	Alarm hour register	ALARMWH		R/W	—	√	—	Undefined
F022AH	Alarm day-of-week register	ALARMWW		R/W	—	√	—	Undefined
F022BH	Realtime clock control register 0	RTCC0		R/W	√	√	—	00H
F022CH	Realtime clock control register 1	RTCC1		R/W	√	√	—	00H
F0230H	IICA control register 00	IICCTL00		R/W	√	√	—	00H
F0231H	IICA control register 01	IICCTL01		R/W	√	√	—	00H
F0232H	IICA low-level width setting register 0	IICWL0		R/W	—	√	—	FFH

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (8/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0233H	IICA high-level width setting register 0	IICWH0	R/W	—	√	—	FFH
F0234H	Slave address register 0	SVA0	R/W	—	√	—	00H
F0238H	IICA control register 10	IICCTL10	R/W	√	√	—	00H
F0239H	IICA control register 11	IICCTL11	R/W	√	√	—	00H
F023AH	IICA low-level width setting register 1	IICWL1	R/W	—	√	—	FFH
F023BH	IICA high-level width setting register 1	IICWH1	R/W	—	√	—	FFH
F023CH	Slave address register 1	SVA1	R/W	—	√	—	00H
F0260H	Port mode control T register 0	PMCT0	R/W	√	√	—	00H
F0262H	Port mode control T register 2	PMCT2	R/W	√	√	—	00H
F0263H	Port mode control T register 3	PMCT3	R/W	√	√	—	00H
F0265H	Port mode control T register 5	PMCT5	R/W	√	√	—	00H
F0266H	Port mode control T register 6	PMCT6	R/W	√	√	—	00H
F0267H	Port mode control T register 7	PMCT7	R/W	√	√	—	00H
F026FH	Port mode control T register 15	PMCT15	R/W	√	√	—	00H
F0280H	Port mode control E register 0	PMCE0	R/W	√	√	—	00H
F0281H	Port mode control E register 1	PMCE1	R/W	√	√	—	00H
F0285H	Port mode control E register 5	PMCE5	R/W	√	√	—	00H
F0286H	Port mode control E register 6	PMCE6	R/W	√	√	—	00H
F02A0H	Output current select register 0	CCS0	R/W	—	√	—	00H
F02A4H	Output current select register 4	CCS4	R/W	—	√	—	00H
F02A5H	Output current select register 5	CCS5	R/W	—	√	—	00H
F02A6H	Output current select register 6	CCS6	R/W	—	√	—	00H
F02A7H	Output current select register 7	CCS7	R/W	—	√	—	00H
F02A8H	Output current control enable register	CCDE	R/W	√	√	—	00H
F02A9H	40-mA port output control register	PTDC	R/W	√	√	—	00H
F02AAH	Port function output enable register 0	PFOE0	R/W	√	√	—	FFH
F02ABH	Port function output enable register 1	PFOE1	R/W	√	√	—	FFH
F02B0H	Port digital input disable register 0	PDIDIS0	R/W	√	√	—	00H
F02B1H	Port digital input disable register 1	PDIDIS1	R/W	√	√	—	00H
F02B3H	Port digital input disable register 3	PDIDIS3	R/W	√	√	—	00H
F02B4H	Port digital input disable register 4	PDIDIS4	R/W	√	√	—	00H
F02B5H	Port digital input disable register 5	PDIDIS5	R/W	√	√	—	00H
F02B7H	Port digital input disable register 7	PDIDIS7	R/W	√	√	—	00H
F02B8H	Port digital input disable register 8	PDIDIS8	R/W	√	√	—	00H
F02B9H	Port digital input disable register 9	PDIDIS9	R/W	√	√	—	00H
F02BCH	Port digital input disable register 12	PDIDIS12	R/W	√	√	—	00H
F02BDH	Port digital input disable register 13	PDIDIS13	R/W	√	√	—	00H
F02BEH	Port digital input disable register 14	PDIDIS14	R/W	√	√	—	00H
F02C0H	Flash programming mode control register	FLPMC	R/W	—	√	—	08H
F02C1H	Flash area selection register	FLARS	R/W	√	√	—	00H
F02C2H	Flash address pointer register L	FLAPL	R/W	—	—	√	0000H
F02C4H	Flash address pointer register H	FLAPH	R/W	—	√	—	00H
F02C5H	Flash memory sequencer control register	FSSQ	R/W	√	√	—	00H
F02C6H	Flash end address pointer register L	FLSEDL	R/W	—	—	√	0000H
F02C8H	Flash end address pointer register H	FLSEDH	R/W	—	√	—	00H
F02C9H	Flash registers initialization register	FLRST	R/W	√	√	—	00H
F02CAH	Flash memory sequencer status register L	FSASTL	R	√	√	—	00H
F02CBH	Flash memory sequencer status register H	FSASTH	R	√	√	—	00H

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (9/15)

Address	Special Function Register (SFR) Name	Symbol		R/W	Manipulable Bit Range			After Reset
					1-bit	8-bit	16-bit	
F02CCH	Flash write buffer register L	FLWL		R/W	—	—	√	0000H
F02CEH	Flash write buffer register H	FLWH		R/W	—	—	√	0000H
F02E0H	DTC base address register	DTCBAR		R/W	—	√	—	FDH
F02E8H	DTC activation enable register 0	DTCEN0		R/W	√	√	—	00H
F02E9H	DTC activation enable register 1	DTCEN1		R/W	√	√	—	00H
F02EAH	DTC activation enable register 2	DTCEN2		R/W	√	√	—	00H
F02EBH	DTC activation enable register 3	DTCEN3		R/W	√	√	—	00H
F02ECH	DTC activation enable register 4	DTCEN4		R/W	√	√	—	00H
F02F0H	Flash memory CRC control register	CRC0CTL		R/W	√	√	—	00H
F02F2H	Flash memory CRC operation result register	PGCRCL		R/W	—	—	√	0000H
F02FAH	CRC data register	CRCD		R/W	—	—	√	0000H
F0300H	Transmit buffer register 0	TXBA0		R/W	—	√	—	FFH
F0301H	Receive buffer register 0	RXBA0		R	—	√	—	FFH
F0302H	Operation mode setting register 00	ASIMA00		R/W	√	√	—	01H
F0303H	Operation mode setting register 01	ASIMA01		R/W	√	√	—	1AH
F0304H	Baud rate generator control register 0	BRGCA0		R/W	—	√	—	FFH
F0305H	Status register 0	ASISA0		R	—	√	—	00H
F0306H	Status clear trigger register 0	ASCTA0		R/W	√	√	—	00H
F0308H	Transmit buffer register 1	TXBA1		R/W	—	√	—	FFH
F0309H	Receive buffer register 1	RXBA1		R	—	√	—	FFH
F030AH	Operation mode setting register 10	ASIMA10		R/W	√	√	—	01H
F030BH	Operation mode setting register 11	ASIMA11		R/W	√	√	—	1AH
F030CH	Baud rate generator control register 1	BRGCA1		R/W	—	√	—	FFH
F030DH	Status register 1	ASISA1		R	—	√	—	00H
F030EH	Status clear trigger register 1	ASCTA1		R/W	√	√	—	00H
F0310H	UARTA clock select register 0	UTA0CK		R/W	√	√	—	00H
F0311H	UARTA clock select register 1	UTA1CK		R/W	√	√	—	00H
F0330H	D/A conversion value setting register 0	DACS0		R/W	—	√	—	00H
F0331H	D/A conversion value setting register 1	DACS1		R/W	—	√	—	00H
F0332H	D/A converter mode register	DAM		R/W	√	√	—	00H
F0340H	Comparator mode setting register	COMPMDR		R/W	√	√	—	00H
F0341H	Comparator filter control register	COMPFIR		R/W	√	√	—	00H
F0342H	Comparator output control register	COMPOCR		R/W	√	√	—	00H
F0360H	Interval timer compare register 00	ITLCMP000	ITLCMP0 0	R/W	—	√	√	FFFFH
F0361H		ITLCMP001			—	√		
F0362H	Interval timer compare register 01	ITLCMP012	ITLCMP0 1	R/W	—	√	√	FFFFH
F0363H		ITLCMP013			—	√		
F0364H	Interval timer capture register 00	ITLCAP00		R	—	—	√	0000H
F0365H								
F0366H	Interval timer control register	ITLCTL0		R/W	√	√	—	00H
F0367H	Interval timer clock select register 0	ITLCSEL0		R/W	—	√	—	00H
F0368H	Interval timer division register 0	ITLFDIV00		R/W	—	√	—	00H
F0369H	Interval timer division register 1	ITLFDIV01		R/W	—	√	—	00H
F036AH	Interval timer capture control register 0	ITLCC0		R/W	√	√	—	00H
F036BH	Interval timer status register	ITLS0		R/W	—	√	—	00H
F036CH	Interval timer match detection mask register	ITLMKF0		R/W	—	√	—	00H
F0380H	Sequencer instruction register 0	SMSI0		R/W	—	—	√	0000H
F0381H								

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (10/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0382H	Sequencer instruction register 1	SMSI1	R/W	—	—	√	0000H
F0383H				—	—	—	
F0384H	Sequencer instruction register 2	SMSI2	R/W	—	—	√	0000H
F0385H				—	—	—	
F0386H	Sequencer instruction register 3	SMSI3	R/W	—	—	√	0000H
F0387H				—	—	—	
F0388H	Sequencer instruction register 4	SMSI4	R/W	—	—	√	0000H
F0389H				—	—	—	
F038AH	Sequencer instruction register 5	SMSI5	R/W	—	—	√	0000H
F038BH				—	—	—	
F038CH	Sequencer instruction register 6	SMSI6	R/W	—	—	√	0000H
F038DH				—	—	—	
F038EH	Sequencer instruction register 7	SMSI7	R/W	—	—	√	0000H
F038FH				—	—	—	
F0390H	Sequencer instruction register 8	SMSI8	R/W	—	—	√	0000H
F0391H				—	—	—	
F0392H	Sequencer instruction register 9	SMSI9	R/W	—	—	√	0000H
F0393H				—	—	—	
F0394H	Sequencer instruction register 10	SMSI10	R/W	—	—	√	0000H
F0395H				—	—	—	
F0396H	Sequencer instruction register 11	SMSI11	R/W	—	—	√	0000H
F0397H				—	—	—	
F0398H	Sequencer instruction register 12	SMSI12	R/W	—	—	√	0000H
F0399H				—	—	—	
F039AH	Sequencer instruction register 13	SMSI13	R/W	—	—	√	0000H
F039BH				—	—	—	
F039CH	Sequencer instruction register 14	SMSI14	R/W	—	—	√	0000H
F039DH				—	—	—	
F039EH	Sequencer instruction register 15	SMSI15	R/W	—	—	√	0000H
F039FH				—	—	—	
F03A0H	Sequencer instruction register 16	SMSI16	R/W	—	—	√	0000H
F03A1H				—	—	—	
F03A2H	Sequencer instruction register 17	SMSI17	R/W	—	—	√	0000H
F03A3H				—	—	—	
F03A4H	Sequencer instruction register 18	SMSI18	R/W	—	—	√	0000H
F03A5H				—	—	—	
F03A6H	Sequencer instruction register 19	SMSI19	R/W	—	—	√	0000H
F03A7H				—	—	—	
F03A8H	Sequencer instruction register 20	SMSI20	R/W	—	—	√	0000H
F03A9H				—	—	—	
F03AAH	Sequencer instruction register 21	SMSI21	R/W	—	—	√	0000H
F03ABH				—	—	—	
F03ACH	Sequencer instruction register 22	SMSI22	R/W	—	—	√	0000H
F03ADH				—	—	—	
F03AEH	Sequencer instruction register 23	SMSI23	R/W	—	—	√	0000H
F03AFH				—	—	—	
F03B0H	Sequencer instruction register 24	SMSI24	R/W	—	—	√	0000H
F03B1H				—	—	—	

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (11/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F03B2H	Sequencer instruction register 25	SMSI25	R/W	—	—	√	0000H
F03B3H				—	—	—	
F03B4H	Sequencer instruction register 26	SMSI26	R/W	—	—	√	0000H
F03B5H				—	—	—	
F03B6H	Sequencer instruction register 27	SMSI27	R/W	—	—	√	0000H
F03B7H				—	—	—	
F03B8H	Sequencer instruction register 28	SMSI28	R/W	—	—	√	0000H
F03B9H				—	—	—	
F03BAH	Sequencer instruction register 29	SMSI29	R/W	—	—	√	0000H
F03BBH				—	—	—	
F03BCH	Sequencer instruction register 30	SMSI30	R/W	—	—	√	0000H
F03BDH				—	—	—	
F03BEH	Sequencer instruction register 31	SMSI31	R/W	—	—	√	0000H
F03BFH				—	—	—	
F03C0H	Sequencer general-purpose register 0	MSG0	R	—	—	√	0000H
F03C1H				—	—	—	
F03C2H	Sequencer general-purpose register 1	MSG1	R/W	—	—	√	0000H
F03C3H				—	—	—	
F03C4H	Sequencer general-purpose register 2	MSG2	R/W	—	—	√	0000H
F03C5H				—	—	—	
F03C6H	Sequencer general-purpose register 3	MSG3	R/W	—	—	√	0000H
F03C7H				—	—	—	
F03C8H	Sequencer general-purpose register 4	MSG4	R/W	—	—	√	0000H
F03C9H				—	—	—	
F03CAH	Sequencer general-purpose register 5	MSG5	R/W	—	—	√	0000H
F03CBH				—	—	—	
F03CCH	Sequencer general-purpose register 6	MSG6	R/W	—	—	√	0000H
F03CDH				—	—	—	
F03CEH	Sequencer general-purpose register 7	MSG7	R/W	—	—	√	0000H
F03CFH				—	—	—	
F03D0H	Sequencer general-purpose register 8	MSG8	R/W	—	—	√	0000H
F03D1H				—	—	—	
F03D2H	Sequencer general-purpose register 9	MSG9	R/W	—	—	√	0000H
F03D3H				—	—	—	
F03D4H	Sequencer general-purpose register 10	MSG10	R/W	—	—	√	0000H
F03D5H				—	—	—	
F03D6H	Sequencer general-purpose register 11	MSG11	R/W	—	—	√	0000H
F03D7H				—	—	—	
F03D8H	Sequencer general-purpose register 12	MSG12	R/W	—	—	√	0000H
F03D9H				—	—	—	
F03DAH	Sequencer general-purpose register 13	MSG13	R/W	—	—	√	0000H
F03DBH				—	—	—	
F03DCH	Sequencer general-purpose register 14	MSG14	R/W	—	—	√	0000H
F03DDH				—	—	—	
F03DEH	Sequencer general-purpose register 15	MSG15	R	—	—	√	FFFFH
F03DFH				—	—	—	
F03E0H	Sequencer control register	SMSC	R/W	√	√	—	00H
F03E1H	Sequencer status register	SMSS	R	√	√	—	00H

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (12/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0480H	Interrupt vector change register 0	FLSIVC0	R/W	—	—	√	0000H
F0481H				—	—	√	
F0482H	Interrupt vector change register 1	FLSIVC1	R/W	—	—	√	000FH
F0483H				—	—	√	
F0488H	Code flash memory guard register 0	GFLASH0	R/W	—	—	√	0000H
F0489H				—	—	√	
F048AH	Code flash memory guard register 1	GFLASH1	R/W	—	—	√	0000H
F048BH				—	—	√	
F048CH	Flash security area guard register	GFLASH2	R/W	—	—	√	0000H
F048DH				—	—	√	
F048EH	Guard register of IAWCTL register	GIAWCTL	R/W	—	—	√	0000H
F048FH				—	—	√	
F0500H	CTSU control register AL	CTSUCR0	R/W	—	√	√	0000H
F0501H		CTSUCR1		—	√		
F0502H	CTSU control register AH	CTSUCR2	R/W	—	√	√	0000H
F0503H		CTSUCR3		—	√		
F0504H	CTSU control register BL	CTSUSDPRS	R/W	—	√	√	0000H
F0505H		CTSUSST		—	√		
F0506H	CTSU control register BH	—	R/W	—	—	√	0000H
F0507H		CTSUDCLKC		—	√		
F0508H	CTSU measurement channel register L	CTSUSMCH0	R/W	—	√	√	3F3FH
F0509H		CTSUSMCH1		—	√		
F050AH	CTSU measurement channel register H	CTSUSMAF	R/W	—	√	√	0000H
F050BH		—		—	—		
F050CH	CTSU channel enable control register AL	CTSUCHAC0	R/W	—	√	√	0000H
F050DH		CTSUCHAC1		—	√		
F050EH	CTSU channel enable control register AH	CTSUCHAC2	R/W	—	√	√	0000H
F050FH		CTSUCHAC3		—	√		
F0510H	CTSU channel enable control register BL	CTSUCHAC4	R/W	—	√	√	0000H
F0511H		CTSUCHAC5		—	√		
F0512H	CTSU channel enable control register BH	CTSUCHAC6	R/W	—	√	√	0000H
F0513H		CTSUCHAC7		—	√		
F0514H	CTSU channel transmit/receive control register AL	CTSUCHTRC0	R/W	—	√	√	0000H
F0515H		CTSUCHTRC1		—	√		
F0516H	CTSU channel transmit/receive control register AH	CTSUCHTRC2	R/W	—	√	√	0000H
F0517H		CTSUCHTRC3		—	√		
F0518H	CTSU channel transmit/receive control register BL	CTSUCHTRC4	R/W	—	√	√	0000H
F0519H		CTSUCHTRC5		—	√		
F051AH	CTSU channel transmit/receive control register BH	CTSUCHTRC6	R/W	—	√	√	0000H
F051BH		CTSUCHTRC7		—	√		
F051CH	CTSU status register L	CTSUS1	R/W	—	√	√	0000H
F051DH		CTSUS		—	√		

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (13/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0520H	CTSU sensor offset register 0	CTSUSO0	R/W	—	—	√	0000H
F0521H				—	—	√	
F0522H	CTSU sensor offset register 1	CTSUSO1	R/W	—	—	√	0000H
F0523H				—	—	√	
F0524H	CTSU sensor counter register L	CTSUSC	R	—	—	√	0000H
F0525H				—	—	√	
F0526H	CTSU sensor counter register H	CTSUUC	R	—	—	√	0000H
F0527H				—	—	√	
F0528H	CTSU calibration register L	CTSUDBGR0	R/W	—	—	√	0000H
F0529H				—	—	√	
F052AH	CTSU calibration register H	CTSUDBGR1	R/W	—	—	√	0000H
F052BH				—	—	√	
F052CH	CTSU sensor unit clock control register AL	CTSUSUCLK0	R/W	—	—	√	0000H
F052DH				—	—	√	
F052EH	CTSU sensor unit clock control register AH	CTSUSUCLK1	R/W	—	—	√	0000H
F052FH				—	—	√	
F0530H	CTSU sensor unit clock control register BL	CTSUSUCLK2	R/W	—	—	√	0000H
F0531H				—	—	√	
F0532H	CTSU sensor unit clock control register BH	CTSUSUCLK3	R/W	—	—	√	0000H
F0533H				—	—	√	
F0540H	TRNG seed data register	TRNGSDR	R	—	√	—	00H
F0542H	TRNG command register 0	TRNGSCR0	R/W	—	√	—	00H
F0600H	CTSU trimming register AL	RTRIM	R/W	—	√	√	Undefined Note 1
F0601H		DACTRIM		—	√		
F0602H	CTSU trimming register AH	SUADJD	R/W	—	√	√	Undefined Note 1
F0603H		TRESULT4		—	√		
F0604H	CTSU trimming register BL	TRESULT0	R/W	—	√	√	Undefined Note 1
F0605H		TRESULT1		—	√		
F0606H	CTSU trimming register BH	TRESULT2	R/W	—	√	√	Undefined Note 1
F0607H		TRESULT3		—	√		
F0640H	Function select register 0	REMCON0	R/W	√	√	—	00H
F0641H	Function select register 1	REMCON1	R/W	√	√	—	00H
F0642H	Status register	REMSTS	R/W	√	√	—	00H
F0643H	Interrupt control register	REMINT	R/W	√	√	—	00H
F0645H	Compare control register	REMCPC	R/W	—	√	—	00H
F0646H	Compare value setting register	REMCPCD	R/W	—	—	√	0000H
F0647H				—	—	√	
F0648H	Header pattern minimum width setting register	HDPMIN	R/W	—	—	√	0000H
F0649H				—	—	√	
F064AH	Header pattern maximum width setting register	HDPMAX	R/W	—	—	√	0000H
F064BH				—	—	√	
F064CH	Data '0' pattern minimum width setting register	D0PMIN	R/W	—	√	—	00H
F064DH	Data '0' pattern maximum width setting register	D0PMAX	R/W	—	√	—	00H
F064EH	Data '1' pattern minimum width setting register	D1PMIN	R/W	—	√	—	00H
F064FH	Data '1' pattern maximum width setting register	D1PMAX	R/W	—	√	—	00H
F0650H	Special data pattern minimum width setting register	SDPMIN	R/W	—	—	√	0000H
F0651H				—	—	√	

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (14/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F0652H	Special data pattern maximum width setting register	SDPMAX	R/W	—	—	√	0000H
F0653H				—	—	—	
F0654H	Pattern end setting register	REMPE	R/W	—	—	√	0000H
F0655H				—	—	—	
F0656H	Receiver standby control register	REMSTC	R/W	√	√	—	00H
F0657H	Receive bit count register	REMRBIT	R/W	√	√	—	00H
F0658H	Receive data 0 register	REMDAT0	R/W	√	√	—	00H
F0659H	Receive data 1 register	REMDAT1	R	—	√	—	00H
F065AH	Receive data 2 register	REMDAT2	R	—	√	—	00H
F065BH	Receive data 3 register	REMDAT3	R	—	√	—	00H
F065CH	Receive data 4 register	REMDAT4	R	—	√	—	00H
F065DH	Receive data 5 register	REMDAT5	R	—	√	—	00H
F065EH	Receive data 6 register	REMDAT6	R	—	√	—	00H
F065FH	Receive data 7 register	REMDAT7	R	—	√	—	00H
F0660H	Measurement result register	REMTIM	R	—	—	√	0000H
F0661H				—	—	—	
F0680H	Input signal select register 0	ELISEL0	R/W	—	√	—	00H
F0681H	Input signal select register 1	ELISEL1	R/W	—	√	—	00H
F0682H	Input signal select register 2	ELISEL2	R/W	—	√	—	00H
F0683H	Input signal select register 3	ELISEL3	R/W	—	√	—	00H
F0684H	Input signal select register 4	ELISEL4	R/W	—	√	—	00H
F0685H	Input signal select register 5	ELISEL5	R/W	—	√	—	00H
F0686H	Input signal select register 6	ELISEL6	R/W	—	√	—	00H
F0687H	Input signal select register 7	ELISEL7	R/W	—	√	—	00H
F0688H	Input signal select register 8	ELISEL8	R/W	—	√	—	00H
F0689H	Input signal select register 9	ELISEL9	R/W	—	√	—	00H
F068AH	Input signal select register 10	ELISEL10	R/W	—	√	—	00H
F068BH	Input signal select register 11	ELISEL11	R/W	—	√	—	00H
F0690H	Event link L1 signal select register 0	ELL1SEL0	R/W	—	√	—	00H
F0691H	Event link L1 signal select register 1	ELL1SEL1	R/W	—	√	—	00H
F0692H	Event link L1 signal select register 2	ELL1SEL2	R/W	—	√	—	00H
F0693H	Event link L1 signal select register 3	ELL1SEL3	R/W	—	√	—	00H
F0694H	Event link L1 signal select register 4	ELL1SEL4	R/W	—	√	—	00H
F0695H	Event link L1 signal select register 5	ELL1SEL5	R/W	—	√	—	00H
F0696H	Event link L1 signal select register 6	ELL1SEL6	R/W	—	√	—	00H
F0697H	Logic cell block L1 control register	ELL1CTL	R/W	—	√	—	00H
F0698H	Event link L1 output select register 0	ELL1LNK0	R/W	—	√	—	00H
F0699H	Event link L1 output select register 1	ELL1LNK1	R/W	—	√	—	00H
F069AH	Event link L1 output select register 2	ELL1LNK2	R/W	—	√	—	00H
F069BH	Event link L1 output select register 3	ELL1LNK3	R/W	—	√	—	00H
F069CH	Event link L1 output select register 4	ELL1LNK4	R/W	—	√	—	00H
F069DH	Event link L1 output select register 5	ELL1LNK5	R/W	—	√	—	00H
F069EH	Event link L1 output select register 6	ELL1LNK6	R/W	—	√	—	00H
F06A0H	Event link L2 signal select register 0	ELL2SEL0	R/W	—	√	—	00H
F06A1H	Event link L2 signal select register 1	ELL2SEL1	R/W	—	√	—	00H
F06A2H	Event link L2 signal select register 2	ELL2SEL2	R/W	—	√	—	00H
F06A3H	Event link L2 signal select register 3	ELL2SEL3	R/W	—	√	—	00H
F06A4H	Event link L2 signal select register 4	ELL2SEL4	R/W	—	√	—	00H

Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) (15/15)

Address	Special Function Register (SFR) Name	Symbol	R/W	Manipulable Bit Range			After Reset
				1-bit	8-bit	16-bit	
F06A5H	Event link L2 signal select register 5	ELL2SEL5	R/W	—	√	—	00H
F06A6H	Event link L2 signal select register 6	ELL2SEL6	R/W	—	√	—	00H
F06A7H	Logic cell block L2 control register	ELL2CTL	R/W	—	√	—	00H
F06A8H	Event link L2 output select register 0	ELL2LNK0	R/W	—	√	—	00H
F06A9H	Event link L2 output select register 1	ELL2LNK1	R/W	—	√	—	00H
F06AAH	Event link L2 output select register 2	ELL2LNK2	R/W	—	√	—	00H
F06ABH	Event link L2 output select register 3	ELL2LNK3	R/W	—	√	—	00H
F06ACH	Event link L2 output select register 4	ELL2LNK4	R/W	—	√	—	00H
F06ADH	Event link L2 output select register 5	ELL2LNK5	R/W	—	√	—	00H
F06AEH	Event link L2 output select register 6	ELL2LNK6	R/W	—	√	—	00H
F06B0H	Event link L3 signal select register 0	ELL3SEL0	R/W	—	√	—	00H
F06B1H	Event link L3 signal select register 1	ELL3SEL1	R/W	—	√	—	00H
F06B2H	Event link L3 signal select register 2	ELL3SEL2	R/W	—	√	—	00H
F06B3H	Event link L3 signal select register 3	ELL3SEL3	R/W	—	√	—	00H
F06B4H	Event link L3 signal select register 4	ELL3SEL4	R/W	—	√	—	00H
F06B5H	Event link L3 signal select register 5	ELL3SEL5	R/W	—	√	—	00H
F06B6H	Event link L3 signal select register 6	ELL3SEL6	R/W	—	√	—	00H
F06B7H	Logic cell block L3 control register	ELL3CTL	R/W	—	√	—	00H
F06B8H	Event link L3 output select register 0	ELL3LNK0	R/W	—	√	—	00H
F06B9H	Event link L3 output select register 1	ELL3LNK1	R/W	—	√	—	00H
F06BAH	Event link L3 output select register 2	ELL3LNK2	R/W	—	√	—	00H
F06BBH	Event link L3 output select register 3	ELL3LNK3	R/W	—	√	—	00H
F06BCH	Event link L3 output select register 4	ELL3LNK4	R/W	—	√	—	00H
F06BDH	Event link L3 output select register 5	ELL3LNK5	R/W	—	√	—	00H
F06BEH	Event link L3 output select register 6	ELL3LNK6	R/W	—	√	—	00H
F06C0H	Output signal select register 0	ELOSEL0	R/W	—	√	—	00H
F06C1H	Output signal select register 1	ELOSEL1	R/W	—	√	—	00H
F06C2H	Output signal select register 2	ELOSEL2	R/W	—	√	—	00H
F06C3H	Output signal select register 3	ELOSEL3	R/W	—	√	—	00H
F06C4H	Output signal select register 4	ELOSEL4	R/W	—	√	—	00H
F06C5H	Output signal select register 5	ELOSEL5	R/W	—	√	—	00H
F06C6H	Output signal select register 6	ELOSEL6	R/W	—	√	—	00H
F06C7H	Output signal select register 7	ELOSEL7	R/W	—	√	—	00H
F06C8H	Output signal enable register	ELOENCTL	R/W	—	√	—	00H
F06C9H	Output signal monitor register	ELOMONI	R	—	√	—	00H

Note 1. The value after a reset is adjusted at the time of shipment.

Note 2. The value after a reset is a value set in FRQSEL2 to FRQSEL0 of the option byte (000C2H).

Note 3. The initial value of the FLMODE register is set to the value of the MODE1 and MODE0 bits updated with the set value of the CMODE1 and CMODE0 bits in the option byte at address 000C2H.

Remark For SFRs in the SFR area, see **Table 3 - 7 List of Special Function Registers (SFRs)**.


3.3 Instruction Address Addressing

3.3.1 Relative addressing

[Function]

Relative addressing stores in the program counter (PC) the result of adding a displacement value included in the instruction word (signed complement data: -128 to +127 or -32768 to +32767) to the program counter (PC)'s value (the start address of the next instruction), and specifies the program address to be used as the branch destination. Relative addressing is applied only to branch instructions.

Figure 3 - 16 Outline of Relative Addressing



3.3.2 Immediate addressing

[Function]

Immediate addressing stores immediate data of the instruction word in the program counter, and specifies the program address to be used as the branch destination.

For immediate addressing, CALL !!addr20 or BR !!addr20 is used to specify 20-bit addresses and CALL !addr16 or BR !addr16 is used to specify 16-bit addresses. 0000 is set to the higher 4 bits when specifying 16-bit addresses.

Figure 3 - 17 Example of CALL !!addr20/BR !!addr20





Figure 3 - 18 Example of CALL !addr16/BR !addr16




3.3.3 Table indirect addressing

[Function]

Table indirect addressing specifies a table address in the CALLT table area (0080H to 00BFH) with the 5-bit immediate data in the instruction word, stores the contents at that table address and the next address in the program counter (PC) as 16-bit data, and specifies the program address. Table indirect addressing is applied only for CALLT instructions.

In the RL78 microcontrollers, branching is enabled only to the 64-Kbyte space from 00000H to 0FFFFH.

Figure 3 - 19 Outline of Table Indirect Addressing




3.3.4 Register indirect addressing

[Function]

Register indirect addressing stores in the program counter (PC) the contents of a general-purpose register pair (AX/BC/DE/HL) and CS register of the current register bank specified with the instruction word as 20-bit data, and specifies the program address. Register indirect addressing can be applied only to the CALL AX, BC, DE, HL, and BR AX instructions.

Figure 3 - 20 Outline of Register Indirect Addressing



3.4 Addressing for Processing Data Addresses

3.4.1 Implied addressing


[Function]

Instructions for accessing registers (such as accumulators) that have special functions are directly specified with the instruction word, without using any register specification field in the instruction word.

[Operand format]

Implied addressing can be applied only to MULU X.

Figure 3 - 21 Outline of Implied Addressing



3.4.2 Register addressing


[Function]

Register addressing accesses a general-purpose register as an operand. The instruction word of 3-bit long is used to select an 8-bit register and the instruction word of 2-bit long is used to select a 16-bit register.

[Operand format]

Identifier	Description
r	X, A, C, B, E, D, L, H
rp	AX, BC, DE, HL

Figure 3 - 22 Outline of Register Addressing



3.4.3 Direct addressing

[Function]

Direct addressing uses immediate data in the instruction word as an operand address to directly specify the target address.

[Operand format]

Identifier	Description
!addr16	Label or 16-bit immediate data (only the space from F0000H to FFFFFH is specifiable)
ES:!addr16	Label or 16-bit immediate data (higher 4-bit addresses are specified by the ES register)

Figure 3 - 23 Example of !addr16





Figure 3 - 24 Example of ES:!addr16



3.4.4 Short direct addressing


[Function]

Short direct addressing directly specifies the target addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFE20H to FFF1FH.

[Operand format]

Identifier	Description
SADDR	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (only the space from FFE20H to FFF1FH is specifiable)
SADDRP	Label, FFE20H to FFF1FH immediate data, or 0FE20H to 0FF1FH immediate data (even address only) (only the space from FFE20H to FFF1FH is specifiable)

Figure 3 - 25 Outline of Short Direct Addressing



Remark SADDR and SADDRP are used to describe the values of addresses FE20H to FF1FH with 16-bit immediate data (higher 4 bits of actual address are omitted), and the values of addresses FFE20H to FFF1FH with 20-bit immediate data. Regardless of whether SADDR or SADDRP is used, addresses within the space from FFE20H to FFF1FH are specified for the memory.

3.4.5 SFR addressing


[Function]

SFR addressing directly specifies the target SFR addresses using 8-bit data in the instruction word. This type of addressing is applied only to the space from FFF00H to FFFFFH.

[Operand format]

Identifier	Description
SFR	SFR name
SFRP	16-bit-manipulatable SFR name (even address)

Figure 3 - 26 Outline of SFR Addressing



3.4.6 Register indirect addressing

[Function]

Register indirect addressing directly specifies the target addresses using the contents of the register pair specified with the instruction word as an operand address.

[Operand format]

Identifier	Description
—	[DE], [HL] (only the space from F0000H to FFFFFH is specifiable)
—	ES:[DE], ES:[HL] (higher 4-bit addresses are specified by the ES register)

Figure 3 - 27 Example of [DE], [HL]





Figure 3 - 28 Example of ES:[DE], ES:[HL]



3.4.7 Based addressing

[Function]

Based addressing uses the contents of a register pair specified with the instruction word or 16-bit immediate data as a base address, and 8-bit immediate data or 16-bit immediate data as offset data. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
—	[HL + byte], [DE + byte], [SP + byte] (only the space from F0000H to FFFFFH is specifiable)
—	word[B], word[C] (only the space from F0000H to FFFFFH is specifiable)
—	word[BC] (only the space from F0000H to FFFFFH is specifiable)
—	ES:[HL + byte], ES:[DE + byte] (higher 4-bit addresses are specified by the ES register)
—	ES:word[B], ES:word[C] (higher 4-bit addresses are specified by the ES register)
—	ES:word[BC] (higher 4-bit addresses are specified by the ES register)

Figure 3 - 29 Example of [SP+byte]




Figure 3 - 30 Example of [HL + byte], [DE + byte]




Figure 3 - 31 Example of word [B], word [C]




Figure 3 - 32 Example of word [BC]




Figure 3 - 33 Example of ES:[HL + byte], ES:[DE + byte]




Figure 3 - 34 Example of ES:word [B], ES:word [C]





Figure 3 - 35 Example of ES:word [BC]



3.4.8 Based indexed addressing

[Function]

Based indexed addressing uses the contents of a register pair specified with the instruction word as the base address, and the content of the B register or C register similarly specified with the instruction word as offset address. The sum of these values is used to specify the target address.

[Operand format]

Identifier	Description
—	[HL+B], [HL+C] (only the space from F0000H to FFFFFH is specifiable)
—	ES:[HL+B], ES:[HL+C] (higher 4-bit addresses are specified by the ES register)

Figure 3 - 36 Example of [HL + B], [HL + C]





Figure 3 - 37 Example of ES:[HL + B], ES:[HL + C]



3.4.9 Stack addressing

[Function]

The stack area is indirectly addressed with the stack pointer (SP) values. This addressing is automatically employed when the PUSH, POP, subroutine call, and return instructions are executed or the register is saved/restored upon generation of an interrupt request.

Only the internal RAM area can be set as the stack area.

[Operand format]

Identifier	Description
—	PUSH PSW AX/BC/DE/HL POP PSW AX/BC/DE/HL CALL/CALLT RET BRK RETB (Interrupt request generated) RETI

The data to be saved/restored by each stack operation is shown in **Figure 3 - 38** to **Figure 3 - 43**.

Figure 3 - 38 Example of PUSH rp




Figure 3 - 39 Example of POP




Figure 3 - 40 Example of CALL, CALLT




Figure 3 - 41 Example of RET




Figure 3 - 42 Example of Interrupt, BRK





Figure 3 - 43 Example of RETI, RETB



CHAPTER 4 PORT FUNCTIONS

4.1 Port Functions

The RL78/G23 microcontrollers are provided with digital I/O ports, which enable variety of control operations. In addition to the function as digital I/O ports, these ports have several alternate functions. For details of the alternate functions, see **CHAPTER 2 PIN FUNCTIONS**.

4.2 Port Configuration

Ports include the following hardware.

Table 4 - 1 Port Configuration (1/2)

Item	Configuration
Control registers	Port mode registers (PM0 to PM12, PM14, PM15) Port registers (P0 to P15) Pull-up resistor option registers (PU0, PU1, PU3 to PU12, PU14) Port input mode registers (PIM0, PIM1, PIM3, PIM4, PIM5, PIM7, PIM8, PIM14) Port output mode registers (POM0, POM1, POM3 to POM5, POM7 to POM9, POM12, POM14) Port digital input disable registers (PDIDIS0, PDIDIS1, PDIDIS3 to PDIDIS5, PDIDIS7 to PDIDIS9, PDIDIS12, PDIDIS13, PDIDIS14) Port mode control A registers (PMCA0 to PMCA3, PMCA10 to PMCA12, PMCA14, PMCA15) Port mode control T registers (PMCT0, PMCT2, PMCT3, PMCT5 to PMCT7, PMCT15) Port mode control E registers (PMCE0, PMCE1, PMCE5, PMCE6) Peripheral I/O redirection register (PIOR) Global digital input disable register (GDIDIS) Output current control enable register (CCDE) Output current select registers (CCS0, CCS4 to CCS7) 40-mA port output control register (PTDC) Port function output enable registers (PFOE0, PFOE1) Port mode select register (PMS)
Port	30-pin products Total: 26 (CMOS I/O: 23 (N-ch open drain I/O [VDD tolerance]: 10, output current control port: 6), CMOS input: 1, N-ch open drain I/O [6-V tolerance]: 2) 32-pin products Total: 28 (CMOS I/O: 24 (N-ch open drain I/O [VDD tolerance]: 10, output current control port: 7), CMOS input: 1, N-ch open drain I/O [6-V tolerance]: 3) 36-pin products Total: 32 (CMOS I/O: 28 (N-ch open drain I/O [VDD tolerance]: 12, output current control port: 7), CMOS input: 1, N-ch open drain I/O [6-V tolerance]: 3) 40-pin products Total: 36 (CMOS I/O: 30 (N-ch open drain I/O [VDD tolerance]: 12, output current control port: 7), CMOS input: 3, N-ch open drain I/O [6-V tolerance]: 3) 44-pin products Total: 40 (CMOS I/O: 33 (N-ch open drain I/O [VDD tolerance]: 12, output current control port: 8), CMOS input: 3, N-ch open drain I/O [6-V tolerance]: 4) 48-pin products Total: 44 (CMOS I/O: 36 (N-ch open drain I/O [VDD tolerance]: 13, output current control port: 8), CMOS input: 3, CMOS output: 1, N-ch open drain I/O [6-V tolerance]: 4) 52-pin products Total: 48 (CMOS I/O: 40 (N-ch open drain I/O [VDD tolerance]: 15, output current control port: 8), CMOS input: 3, CMOS output: 1, N-ch open drain I/O [6-V tolerance]: 4) 64-pin products Total: 58 (CMOS I/O: 50 (N-ch open drain I/O [EVDD tolerance]: 22^{Note 1/18}^{Note 2}, output current control port: 8), CMOS input: 3, CMOS output: 1, N-ch open drain I/O [6-V tolerance]: 4)

Table 4 - 1 Port Configuration (2/2)

Item	Configuration
Port	80-pin products Total: 74 (CMOS I/O: 66 (N-ch open drain I/O [EVDD tolerance]: 27, output current control port: 8), CMOS input: 3, CMOS output: 1, N-ch open drain I/O [6-V tolerance]: 4) 100-pin products Total: 92 (CMOS I/O: 84 (N-ch open drain I/O [EVDD tolerance]: 31, output current control port: 8), CMOS input: 3, CMOS output: 1, N-ch open drain I/O [6-V tolerance]: 4) 128-pin products Total: 120 (CMOS I/O: 112 (N-ch open drain I/O [EVDD tolerance]: 33, output current control port: 8), CMOS input: 3, CMOS output: 1, N-ch open drain I/O [6-V tolerance]: 4)
Pull-up resistor	30-pin products Total: 19 32-pin products Total: 20 36-pin products Total: 22 40-pin products Total: 23 44-pin products Total: 25 48-pin products Total: 28 52-pin products Total: 32 64-pin products Total: 42 80-pin products Total: 54 100-pin products Total: 69 128-pin products Total: 97

Note 1. For products with 96-Kbyte or 128-Kbyte flash memory

Note 2. For products with 192-Kbyte to 768-Kbyte flash memory

4.2.1 Port 0

Port 0 is an I/O port with an output latch. Port 0 can be set to the input mode or output mode in 1-bit units by port mode register 0 (PM0). When the P00 to P07 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 0 (PU0).

Input to the P01, P03 and P04 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units by port input mode register 0 (PIM0).

Output from the P00 and P02 to P04 pins can be specified as N-ch open-drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) in 1-bit units by port output mode register 0 (POM0).

This port can also be used for timer I/O, A/D converter analog input, serial interface data I/O and clock I/O, capacitance measurement, and logic and event link controller I/O. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

The settings of the port pins following a reset are as follows.

- P00 and P01 pins of the 30- and 32-pin products ... Analog input
- P00, P01 and P04 to P07 pins of the 36- to 128-pin products ... Input mode
- P02 and P03 pins of the 36- to 128-pin products ... Analog input

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products

4.2.2 Port 1

Port 1 is an I/O port with an output latch. Port 1 can be set to the input mode or output mode in 1-bit units by port mode register 1 (PM1). When the P10 to P17 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 1 (PU1).

Input to the P10, P11, and P13 to P17 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units by port input mode register 1 (PIM1).

Output from the P10 to P15 and P17 pins can be specified as N-ch open-drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) in 1-bit units by port output mode register 1 (POM1).

Output from the P16 and P17 pins can be specified as output current control ports in 1-bit units by the output current control enable register (CCDE).

This port can also be used for serial interface data I/O and clock I/O, UART data transmission and reception for external device connection when programming flash memory, clock/buzzer output, timer I/O, external interrupt request input, comparator reference voltage input, comparator output, and logic and event link controller I/O. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

P10 to P12 and P14 to P17 are set to input mode and P13 is set to analog input following a reset.

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products

4.2.3 Port 2

Port 2 is an I/O port with an output latch. Port 2 can be set to the input mode or output mode in 1-bit units by port mode register 2 (PM2).

This port can also be used for A/D converter analog input, A/D converter reference voltage input (+ side and - side), D/A converter output, comparator reference voltage input, capacitance measurement, and logic and event link controller input. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

Port 2 is set to analog input following a reset.

4.2.4 Port 3

Port 3 is an I/O port with an output latch. Port 3 can be set to the input mode or output mode in 1-bit units by port mode register 3 (PM3). When the P30 to P37 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 3 (PU3).

Input to the P33 pin can be specified through a normal input buffer or a TTL input buffer in 1-bit units by port input mode register 3 (PIM3).

Output from the P34 pin can be specified as N-ch open-drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) in 1-bit units by port output mode register 3 (POM3).

This port can also be used for external interrupt request input, realtime clock correction clock output, clock/buzzer output, timer I/O, serial interface data I/O and clock I/O, A/D converter analog input, comparator output, capacitance measurement, and logic and event link controller input. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

P30 to P34 are set to input mode and P35 to P37 are set to analog input following a reset.

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products

4.2.5 Port 4

Port 4 is an I/O port with an output latch. Port 4 can be set to the input mode or output mode in 1-bit units by port mode register 4 (PM4). When the P40 to P47 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 4 (PU4).

Input to the P41, P43, and P44 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units by port input mode register 4 (PIM4).

Output from the P42 to P45 pins can be specified as N-ch open-drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) in 1-bit units by port output mode register 4 (POM4).

This port can also be used for data I/O for a flash memory programmer/debugger, timer I/O, serial interface data I/O and clock I/O, and external interrupt request input. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

Port 4 is set to input mode following a reset.

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products

4.2.6 Port 5

Port 5 is an I/O port with an output latch. Port 5 can be set to the input mode or output mode in 1-bit units by port mode register 5 (PM5). When the P50 to P57 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 5 (PU5).

Input to the P53 to P55 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units by port input mode register 5 (PIM5).

Output from the P50 and P52 to P55 pins can be specified as N-ch open-drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) in 1-bit units by port output mode register 5 (POM5).

Output from the P50 and P51 pins can be specified as output current control port pins in 1-bit units by the output current control enable register (CCDE).

This port can also be used for external interrupt request input, serial interface data I/O and clock I/O, capacitance measurement, and logic and event link controller I/O. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

Port 5 is set to input mode following a reset.

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products

4.2.7 Port 6

Port 6 is an I/O port with an output latch. Port 6 can be set to the input mode or output mode in 1-bit units by port mode register 6 (PM6). When the P64 to P67 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 6 (PU6).

Output from the P60 to P63 pins is N-ch open-drain output (6-V tolerance). Output from the P60 to P63 pins can be specified as output current control port pins in 1-bit units by the output current control enable register (CCDE).

This port can also be used for serial interface data I/O and clock I/O, timer I/O, capacitance measurement, and logic and event link controller I/O. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

Port 6 is set to input mode following a reset.

4.2.8 Port 7

Port 7 is an I/O port with an output latch. Port 7 can be set to the input mode or output mode in 1-bit units by port mode register 7 (PM7). When this port is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 7 (PU7). Input to the P71 pin can be specified through a normal input buffer or a TTL input buffer in 1-bit units by port input mode register 7 (PIM7).

Output from the P71, P72, and P74 pins can be specified as N-ch open-drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) in 1-bit units by port output mode register 7 (POM7).

This port can also be used for key interrupt input, serial interface data I/O and clock I/O, external interrupt request input, capacitance measurement, and external pulse signal input for the remote controller signal reception function. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

Port 7 is set to input mode following a reset.

Note 1. For 32- to 52-pin products

Note 2. For 64- to 128-pin products

4.2.9 Port 8

Port 8 is an I/O port with an output latch. Port 8 can be set to the input mode or output mode in 1-bit units by port mode register 8 (PM8). When this port is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 8 (PU8).

Input to the P80, P81, and P84 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units by port input mode register 8 (PIM8).

Output from the P80 to P83 pins can be specified as N-ch open-drain output (EVDD tolerance) in 1-bit units by port output mode register 8 (POM8).

This port can also be used for serial interface data I/O. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

Port 8 is set to input mode following a reset.

4.2.10 Port 9

Port 9 is an I/O port with an output latch. Port 9 can be set to the input mode or output mode in 1-bit units by port mode register 9 (PM9). When this port is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 9 (PU9).

Output from the P96 pin can be specified as N-ch open-drain output (EVDD tolerance) in 1-bit units by port output mode register 9 (POM9).

This port can also be used for serial interface data I/O and clock I/O. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

Port 9 is set to input mode following a reset.

4.2.11 Port 10

Port 10 is an I/O port with an output latch. Port 10 can be set to the input mode or output mode in 1-bit units by port mode register 10 (PM10). When this port is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 10 (PU10).

This port can also be used for timer I/O and A/D converter analog input. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

P100 is set to analog input and P101 to P106 are set to input mode following a reset.

4.2.12 Port 11

Port 11 is an I/O port with an output latch. Port 11 can be set to the input mode or output mode in 1-bit units by port mode register 11 (PM11). When this port is used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 11 (PU11).

This port can also be used for A/D converter analog input. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

P110 to P114 are set to input mode and P115 to P117 are set to analog input following a reset.

4.2.13 Port 12

P120 to P122 and P125 to 127 are a 6-bit I/O port with an output latch. Port 12 can be set to the input mode or output mode in 1-bit units by port mode register 12 (PM12). When this port is used as an input port, use of an on-chip pull-up resistor can be specified by pull-up resistor option register 12 (PU12).

Output from the P120 pin can be specified as N-ch open-drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) by port output mode register 12 (POM12).

P123 and P124 are 2-bit input-only ports.

This port can also be used for A/D converter analog input, comparator analog input, connection of a resonator for the main system clock, connection of a resonator for the subsystem clock, external clock input for the main system clock, external clock input for the subsystem clock, logic and event link controller input, and power supply for battery backup.

Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

P120 is set to analog input and P121 to P127 are set to input mode following a reset.

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products


4.2.14 Port 13

P130 is a 1-bit output-only port with an output latch. P137 is a 1-bit input-only port.

P130 is fixed to output mode, and P137 is fixed to input mode.

This port can also be used for external interrupt request input and logic and event link controller input. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

Remark When a reset signal is applied, P130 outputs a low-level signal. If P130 is set to a mode for outputting a high-level signal before a reset signal is applied, the P130 signal can be used to indicate a CPU reset.



4.2.15 Port 14

Port 14 is an I/O port with an output latch. Port 14 can be set to the input mode or output mode in 1-bit units by port mode register 14 (PM14). When the P140 to P147 pins are used as an input port, use of an on-chip pull-up resistor can be specified in 1-bit units by pull-up resistor option register 14 (PU14).

Input to the P142 and P143 pins can be specified through a normal input buffer or a TTL input buffer in 1-bit units by port input mode register 14 (PIM14).

Output from the P142 to P144 pins can be specified as N-ch open-drain output (EVDD tolerance) in 1-bit units by port output mode register 14 (POM14).

This port can also be used for clock/buzzer output, external interrupt request input, A/D converter analog input, serial interface data I/O and clock I/O, timer I/O, comparator analog input, and logic and event link controller input. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

P140 to P146 are set to input mode and P147 is set to analog input following a reset.

4.2.16 Port 15

Port 15 is an I/O port with an output latch. Port 15 can be set to the input mode or output mode in 1-bit units by port mode register 15 (PM15).

This port can also be used for A/D converter analog input and capacitance measurement. Use the registers shown in **4.3 Registers to Control the Port Function** to specify the states of each of the pins. For the correspondence between register settings and pin state, see **Table 4 - 6**.

Port 15 is set to analog input following a reset.

4.3 Registers to Control the Port Function

The following registers are used to control the port functions.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Pull-up resistor option registers (PUxx)
- Port input mode registers (PIMxx)
- Port output mode registers (POMxx)
- Port digital input disable registers (PDIDISxx)
- Port mode control A registers (PMCAxx)
- Port mode control T registers (PMCTxx)
- Port mode control E registers (PMCExx)
- Peripheral I/O redirection register (PIOR)
- Global digital input disable register (GDIDIS)
- Output current control enable register (CCDE)
- Output current select registers (CCSx)
- 40-mA port output control register (PTDC)
- Port function output enable registers (PFOEx)
- Port mode select register (PMS)

Caution Which registers and bits are included depends on the product. For registers and bits implemented in each product, see Tables 4 - 2 and 4 - 3. Be sure to set the bits that are not implemented to their initial values.

Table 4 - 2 PMxx, Pxx, PUxx, PIMxx, POMxx, PDIDISxx, PMCAxx, PMCTxx, and PMCExx Registers and the Bits Implemented in Each Product
(30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (1/3)

Port		Bit name									64	52	48	44	40	36	32	30
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PDIDISxx register	PMCAxx register	PMCTxx register	PMCExx register	pins	pins	pins	pins	pins	pins	pins	pins
Port 0	0	PM00	P00	PU00	—	POM00	PDIDIS00	PMCA00 Note	—	—	√	√	√	√	√	√	√	√
	1	PM01	P01	PU01	PIM01	—	—	PMCA01 Note	—	PMCE01	√	√	√	√	√	√	√	√
	2	PM02	P02	PU02	—	POM02	PDIDIS02	PMCA02	—	—	√	√	—	—	—	—	—	—
	3	PM03	P03	PU03	PIM03	POM03	PDIDIS03	PMCA03	—	—	√	√	—	—	—	—	—	—
	4	PM04	P04	PU04	PIM04	POM04	PDIDIS04	—	—	—	√	—	—	—	—	—	—	—
	5	PM05	P05	PU05	—	—	—	—	PMCT05	—	√	—	—	—	—	—	—	—
	6	PM06	P06	PU06	—	—	—	—	PMCT06	—	√	—	—	—	—	—	—	—
Port 1	7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	0	PM10	P10	PU10	PIM10	POM10	PDIDIS10	—	—	PMCE10	√	√	√	√	√	√	√	√
	1	PM11	P11	PU11	PIM11	POM11	PDIDIS11	—	—	PMCE11	√	√	√	√	√	√	√	√
	2	PM12	P12	PU12	—	POM12	PDIDIS12	—	—	PMCE12	√	√	√	√	√	√	√	√
	3	PM13	P13	PU13	PIM13	POM13	PDIDIS13	PMCA13	—	PMCE13	√	√	√	√	√	√	√	√
	4	PM14	P14	PU14	PIM14	POM14	PDIDIS14	—	—	PMCE14	√	√	√	√	√	√	√	√
	5	PM15	P15	PU15	PIM15	POM15	PDIDIS15	—	—	PMCE15	√	√	√	√	√	√	√	√
Port 2	6	PM16	P16	PU16	PIM16	—	—	—	—	PMCE16	√	√	√	√	√	√	√	√
	7	PM17	P17	PU17	PIM17	POM17	PDIDIS17	—	—	PMCE17	√	√	√	√	√	√	√	√
	0	PM20	P20	—	—	—	—	PMCA20	—	—	√	√	√	√	√	√	√	√
	1	PM21	P21	—	—	—	—	PMCA21	—	—	√	√	√	√	√	√	√	√
	2	PM22	P22	—	—	—	—	PMCA22	—	—	√	√	√	√	√	√	√	√
	3	PM23	P23	—	—	—	—	PMCA23	—	—	√	√	√	√	√	√	√	√
	4	PM24	P24	—	—	—	—	PMCA24	—	—	√	√	√	√	√	√	—	—
Port 3	5	PM25	P25	—	—	—	—	PMCA25	—	—	√	√	√	√	√	√	—	—
	6	PM26	P26	—	—	—	—	PMCA26	—	—	√	√	√	√	√	—	—	—
	7	PM27	P27	—	—	—	—	PMCA27	—	—	√	√	√	√	—	—	—	—
	0	PM30	P30	PU30	—	—	—	—	PMCT30	—	√	√	√	√	√	√	√	√
	1	PM31	P31	PU31	—	—	—	—	PMCT31	—	√	√	√	√	√	√	√	√
	2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Port 4	4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	0	PM40	P40	PU40	—	—	—	—	—	—	√	√	√	√	√	√	√	√
	1	PM41	P41	PU41	PIM41	—	—	—	—	—	√	√	√	√	—	—	—	—
	2	PM42	P42	PU42	—	POM42	PDIDIS42	—	—	—	√	—	—	—	—	—	—	—
	3	PM43	P43	PU43	—	—	—	—	—	—	√	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Table 4 - 2 PMxx, Pxx, PUxx, PIMxx, POMxx, PDIDISxx, PMCAxx, PMCTxx, and PMCExx Registers and the Bits Implemented in Each Product
(30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (2/3)

Port		Bit name								64 pins	52 pins	48 pins	44 pins	40 pins	36 pins	32 pins	30 pins
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PDIDISxx register	PMCAxx register	PMCTxx register	PMCExx register							
Port 5	0	PM50	P50	PU50	—	POM50	PDIDIS50	—	PMCT50	PMCE50	√	√	√	√	√	√	√
	1	PM51	P51	PU51	—	—	—	—	—	PMCE51	√	√	√	√	√	√	√
	2	PM52	P52	PU52	—	—	—	—	—	—	√	—	—	—	—	—	—
	3	PM53	P53	PU53	—	—	—	—	—	—	√	—	—	—	—	—	—
	4	PM54	P54	PU54	—	—	—	—	—	—	√	—	—	—	—	—	—
	5	PM55	P55	PU55	PIM55	POM55	PDIDIS55	—	—	—	√	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Port 6	0	PM60	P60	—	—	—	—	—	—	PMCE60	√	√	√	√	√	√	√
	1	PM61	P61	—	—	—	—	—	—	PMCE61	√	√	√	√	√	√	√
	2	PM62	P62	—	—	—	—	—	—	—	√	√	√	√	√	√	—
	3	PM63	P63	—	—	—	—	—	—	—	√	√	√	√	—	—	—
	4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Port 7	0	PM70	P70	PU70	—	—	—	—	PMCT70	—	√	√	√	√	√	√	—
	1	PM71	P71	PU71	PIM71	POM71	PDIDIS71	—	PMCT71	—	√	√	√	√	√	√	—
	2	PM72	P72	PU72	—	POM72	PDIDIS72	—	PMCT72	—	√	√	√	√	√	—	—
	3	PM73	P73	PU73	—	—	—	—	PMCT73	—	√	√	√	√	—	—	—
	4	PM74	P74	PU74	—	POM74	PDIDIS74	—	PMCT74	—	√	√	√	—	—	—	—
	5	PM75	P75	PU75	—	—	—	—	PMCT75	—	√	√	√	—	—	—	—
	6	PM76	P76	PU76	—	—	—	—	PMCT76	—	√	√	—	—	—	—	—
Port 7	7	PM77	P77	PU77	—	—	—	—	PMCT77	—	√	√	—	—	—	—	—
Port 8	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Port 9	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Port 10	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Port 11	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Port 12	0	PM120	P120	PU120	—	POM120	PDIDIS120	PMCA120	—	—	√	√	√	√	√	√	√
	1	PM121	P121	PU121	—	—	—	—	—	—	√	√	√	√	√	√	√
	2	PM122	P122	PU122	—	—	—	—	—	—	√	√	√	√	√	√	√
	3	—	P123	—	—	—	—	—	—	—	√	√	√	√	—	—	—
	4	—	P124	—	—	—	—	—	—	—	√	√	√	√	—	—	—
	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Port 12	7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Table 4 - 2 PMxx, Pxx, PUxx, PIMxx, POMxx, PDIDISxx, PMCAxx, PMCTxx, and PMCExx Registers and the Bits Implemented in Each Product
(30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (3/3)

Port		Bit name								64	52	48	44	40	36	32	30
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PDIDISxx register	PMCAxx register	PMCTxx register	PMCExx register	pins	pins	pins	pins	pins	pins	pins
Port 13	0	—	P130	—	—	—	—	—	—	—	√	√	√	—	—	—	—
	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	7	—	P137	—	—	—	PDIDIS 137	—	—	—	√	√	√	√	√	√	√
Port 14	0	PM140	P140	PU140	—	—	—	—	—	—	√	√	√	—	—	—	—
	1	PM141	P141	PU141	—	—	—	—	—	—	√	—	—	—	—	—	—
	2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	6	PM146	P146	PU146	—	—	—	—	—	—	√	√	√	√	—	—	—
	7	PM147	P147	PU147	—	—	—	PMCA 147	—	—	√	√	√	√	√	√	√
Port 15	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Note This bit is only present in the 30- and 32-pin products.

Table 4 - 3 PMxx, Pxx, PUxx, PIMxx, POMxx, PDIDISxx, PMCAxx, PMCTxx, and PMCExx Registers and the Bits Implemented in Each Product (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (1/4)

Port		Bit name								128 pins	100 pins	80 pins	64 pins	52 pins	48 pins	44 pins	40 pins	36 pins	32 pins	30 pins
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PDIDISxx register	PMCAxx register	PMCTxx register	PMCExx register										
Port 0	0	PM00	P00	PU00	—	POM00	PDIDIS00	PMCA00 Note	PMCT00	—	√	√	√	√	√	√	√	√	√	√
	1	PM01	P01	PU01	PIM01	—	—	PMCA01 Note	PMCT01	PMCE01	√	√	√	√	√	√	√	√	√	√
	2	PM02	P02	PU02	—	POM02	PDIDIS02	PMCA02	PMCT02	—	√	√	√	√	—	—	—	—	—	—
	3	PM03	P03	PU03	PIM03	POM03	PDIDIS03	PMCA03	PMCT03	—	√	√	√	√	—	—	—	—	—	—
	4	PM04	P04	PU04	PIM04	POM04	PDIDIS04	—	—	—	√	√	√	—	—	—	—	—	—	—
	5	PM05	P05	PU05	—	—	—	—	PMCT05	—	√	√	√	—	—	—	—	—	—	—
	6	PM06	P06	PU06	—	—	—	—	PMCT06	—	√	√	√	—	—	—	—	—	—	—
Port 1	7	PM07	P07	PU07	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	0	PM10	P10	PU10	PIM10	POM10	PDIDIS10	—	—	PMCE10	√	√	√	√	√	√	√	√	√	√
	1	PM11	P11	PU11	PIM11	POM11	PDIDIS11	—	—	PMCE11	√	√	√	√	√	√	√	√	√	√
	2	PM12	P12	PU12	—	POM12	PDIDIS12	—	—	PMCE12	√	√	√	√	√	√	√	√	√	√
	3	PM13	P13	PU13	PIM13	POM13	PDIDIS13	PMCA13	—	PMCE13	√	√	√	√	√	√	√	√	√	√
	4	PM14	P14	PU14	PIM14	POM14	PDIDIS14	—	—	PMCE14	√	√	√	√	√	√	√	√	√	√
	5	PM15	P15	PU15	PIM15	POM15	PDIDIS15	—	—	PMCE15	√	√	√	√	√	√	√	√	√	√
Port 2	6	PM16	P16	PU16	PIM16	—	—	—	—	PMCE16	√	√	√	√	√	√	√	√	√	√
	7	PM17	P17	PU17	PIM17	POM17	PDIDIS17	—	—	PMCE17	√	√	√	√	√	√	√	√	√	√
	0	PM20	P20	—	—	—	—	PMCA20	—	—	√	√	√	√	√	√	√	√	√	√
	1	PM21	P21	—	—	—	—	PMCA21	—	—	√	√	√	√	√	√	√	√	√	√
	2	PM22	P22	—	—	—	—	PMCA22	PMCT22	—	√	√	√	√	√	√	√	√	√	√
	3	PM23	P23	—	—	—	—	PMCA23	PMCT23	—	√	√	√	√	√	√	√	√	√	√
	4	PM24	P24	—	—	—	—	PMCA24	PMCT24	—	√	√	√	√	√	√	√	√	—	—
Port 3	5	PM25	P25	—	—	—	—	PMCA25	PMCT25	—	√	√	√	√	√	√	√	√	—	—
	6	PM26	P26	—	—	—	—	PMCA26	PMCT26	—	√	√	√	√	√	√	√	—	—	—
	7	PM27	P27	—	—	—	—	PMCA27	PMCT27	—	√	√	√	√	√	√	—	—	—	—
	0	PM30	P30	PU30	—	—	—	—	PMCT30	—	√	√	√	√	√	√	√	√	√	√
	1	PM31	P31	PU31	—	—	—	—	PMCT31	—	√	√	√	√	√	√	√	√	√	√
	2	PM32	P32	PU32	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	3	PM33	P33	PU33	PIM33	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
Port 4	4	PM34	P34	PU34	—	POM34	PDIDIS34	—	—	—	√	—	—	—	—	—	—	—	—	—
	5	PM35	P35	PU35	—	—	—	PMCA35	—	—	√	—	—	—	—	—	—	—	—	—
	6	PM36	P36	PU36	—	—	—	PMCA36	—	—	√	—	—	—	—	—	—	—	—	—
	7	PM37	P37	PU37	—	—	—	PMCA37	—	—	√	—	—	—	—	—	—	—	—	—
	0	PM40	P40	PU40	—	—	—	—	—	—	√	√	√	√	√	√	√	√	√	√
	1	PM41	P41	PU41	PIM41	—	—	—	—	—	√	√	√	√	√	√	—	—	—	—
	2	PM42	P42	PU42	—	POM42	PDIDIS42	—	—	—	√	√	√	—	—	—	—	—	—	—
Port 4	3	PM43	P43	PU43	PIM43	POM43	PDIDIS43	—	—	—	√	√	√	—	—	—	—	—	—	—
	4	PM44	P44	PU44	PIM44	POM44	PDIDIS44	—	—	—	√	√	√	—	—	—	—	—	—	—
	5	PM45	P45	PU45	—	POM45	PDIDIS45	—	—	—	√	√	√	—	—	—	—	—	—	—
	6	PM46	P46	PU46	—	—	—	—	—	—	√	√	—	—	—	—	—	—	—	—
	7	PM47	P47	PU47	—	—	—	—	—	—	√	√	—	—	—	—	—	—	—	—

Table 4 - 3 PMxx, Pxx, PUxx, PIMxx, POMxx, PDIDISxx, PMCAxx, PMCTxx, and PMCExx Registers and the Bits Implemented in Each Product (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (2/4)

Port		Bit name								128 pins	100 pins	80 pins	64 pins	52 pins	48 pins	44 pins	40 pins	36 pins	32 pins	30 pins
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PDIDISxx register	PMCAxx register	PMCTxx register	PMCExx register										
Port 5	0	PM50	P50	PU50	—	POM50	PDIDIS50	—	PMCT50	PMCE50	√	√	√	√	√	√	√	√	√	√
	1	PM51	P51	PU51	—	—	—	—	—	PMCE51	√	√	√	√	√	√	√	√	√	√
	2	PM52	P52	PU52	—	POM52	PDIDIS52	—	—	—	√	√	√	√	—	—	—	—	—	—
	3	PM53	P53	PU53	PIM53	POM53	PDIDIS53	—	—	—	√	√	√	√	—	—	—	—	—	—
	4	PM54	P54	PU54	PIM54	POM54	PDIDIS54	—	—	—	√	√	√	√	—	—	—	—	—	—
	5	PM55	P55	PU55	PIM55	POM55	PDIDIS55	—	—	—	√	√	√	√	—	—	—	—	—	—
	6	PM56	P56	PU56	—	—	—	—	—	—	√	√	—	—	—	—	—	—	—	—
Port 6	0	PM60	P60	—	—	—	—	—	—	PMCE60	√	√	√	√	√	√	√	√	√	√
	1	PM61	P61	—	—	—	—	—	—	PMCE61	√	√	√	√	√	√	√	√	√	√
	2	PM62	P62	—	—	—	—	—	—	—	√	√	√	√	√	√	√	√	√	—
	3	PM63	P63	—	—	—	—	—	—	—	√	√	√	√	√	√	—	—	—	—
	4	PM64	P64	PU64	—	—	—	—	PMCT64	—	√	√	√	—	—	—	—	—	—	—
	5	PM65	P65	PU65	—	—	—	—	PMCT65	—	√	√	√	—	—	—	—	—	—	—
	6	PM66	P66	PU66	—	—	—	—	PMCT66	—	√	√	√	—	—	—	—	—	—	—
Port 7	0	PM70	P70	PU70	—	—	—	—	PMCT70	—	√	√	√	√	√	√	√	√	√	—
	1	PM71	P71	PU71	PIM71	POM71	PDIDIS71	—	PMCT71	—	√	√	√	√	√	√	√	√	√	—
	2	PM72	P72	PU72	—	POM72	PDIDIS72	—	PMCT72	—	√	√	√	√	√	√	√	√	√	—
	3	PM73	P73	PU73	—	—	—	—	PMCT73	—	√	√	√	√	√	√	√	√	—	—
	4	PM74	P74	PU74	—	POM74	PDIDIS74	—	PMCT74	—	√	√	√	√	√	—	—	—	—	—
	5	PM75	P75	PU75	—	—	—	—	PMCT75	—	√	√	√	√	√	—	—	—	—	—
	6	PM76	P76	PU76	—	—	—	—	PMCT76	—	√	√	√	√	√	—	—	—	—	—
Port 8	0	PM80	P80	PU80	PIM80	POM80	PDIDIS80	—	—	—	√	√	—	—	—	—	—	—	—	—
	1	PM81	P81	PU81	PIM81	POM81	PDIDIS81	—	—	—	√	√	—	—	—	—	—	—	—	—
	2	PM82	P82	PU82	—	POM82	PDIDIS82	—	—	—	√	√	—	—	—	—	—	—	—	—
	3	PM83	P83	PU83	—	POM83	PDIDIS83	—	—	—	√	√	—	—	—	—	—	—	—	—
	4	PM84	P84	PU84	PIM84	—	—	—	—	—	√	√	—	—	—	—	—	—	—	—
	5	PM85	P85	PU85	—	—	—	—	—	—	√	√	—	—	—	—	—	—	—	—
	6	PM86	P86	PU86	—	—	—	—	—	—	√	√	—	—	—	—	—	—	—	—
Port 9	0	PM90	P90	PU90	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	1	PM91	P91	PU91	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	2	PM92	P92	PU92	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	3	PM93	P93	PU93	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	4	PM94	P94	PU94	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	5	PM95	P95	PU95	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	6	PM96	P96	PU96	—	POM96	PDIDIS96	—	—	—	√	—	—	—	—	—	—	—	—	—
Port 9	7	PM97	P97	PU97	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—

Table 4 - 3 PMxx, Pxx, PUxx, PIMxx, POMxx, PDIDISxx, PMCAxx, PMCTxx, and PMCExx Registers and the Bits Implemented in Each Product (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (3/4)

Port		Bit name								128 pins	100 pins	80 pins	64 pins	52 pins	48 pins	44 pins	40 pins	36 pins	32 pins	30 pins
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PDIDISxx register	PMCAxx register	PMCTxx register	PMCExx register										
Port 10	0	PM100	P100	PU100	—	—	—	PMCA 100	—	—	√	√	√	—	—	—	—	—	—	—
	1	PM101	P101	PU101	—	—	—	—	—	—	√	√	—	—	—	—	—	—	—	—
	2	PM102	P102	PU102	—	—	—	—	—	—	√	√	—	—	—	—	—	—	—	—
	3	PM103	P103	PU103	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	4	PM104	P104	PU104	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	5	PM105	P105	PU105	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	6	PM106	P106	PU106	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
Port 11	0	PM110	P110	PU110	—	—	—	—	—	—	√	√	√	—	—	—	—	—	—	—
	1	PM111	P111	PU111	—	—	—	—	—	—	√	√	√	—	—	—	—	—	—	—
	2	PM112	P112	PU112	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	3	PM113	P113	PU113	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	4	PM114	P114	PU114	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	5	PM115	P115	PU115	—	—	—	PMCA 115	—	—	√	—	—	—	—	—	—	—	—	—
	6	PM116	P116	PU116	—	—	—	PMCA 116	—	—	√	—	—	—	—	—	—	—	—	—
	7	PM117	P117	PU117	—	—	—	PMCA 117	—	—	√	—	—	—	—	—	—	—	—	—
Port 12	0	PM120	P120	PU120	—	POM120	PDIDIS 120	PMCA 120	—	—	√	√	√	√	√	√	√	√	√	√
	1	PM121	P121	PU121	—	—	—	—	—	—	√	√	√	√	√	√	√	√	√	√
	2	PM122	P122	PU122	—	—	—	—	—	—	√	√	√	√	√	√	√	√	√	√
	3	—	P123	—	—	—	—	—	—	—	√	√	√	√	√	√	√	—	—	—
	4	—	P124	—	—	—	—	—	—	—	√	√	√	√	√	√	√	—	—	—
	5	PM125	P125	PU125	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	6	PM126	P126	PU126	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
	7	PM127	P127	PU127	—	—	—	—	—	—	√	—	—	—	—	—	—	—	—	—
Port 13	0	—	P130	—	—	—	—	—	—	—	√	√	√	√	√	—	—	—	—	—
	1	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	2	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	3	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	4	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	5	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	6	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—
	7	—	P137	—	—	—	PDIDIS 137	—	—	—	√	√	√	√	√	√	√	√	√	√

Table 4 - 3 PMxx, Pxx, PUxx, PIMxx, POMxx, PDIDISxx, PMCAxx, PMCTxx, and PMCExx Registers and the Bits Implemented in Each Product (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (4/4)

Port		Bit name								128 pins	100 pins	80 pins	64 pins	52 pins	48 pins	44 pins	40 pins	36 pins	32 pins	30 pins
		PMxx register	Pxx register	PUxx register	PIMxx register	POMxx register	PDIDISxx register	PMCAxx register	PMCTxx register											
Port 14	0	PM140	P140	PU140	—	—	—	—	—	√	√	√	√	√	√	—	—	—	—	—
	1	PM141	P141	PU141	—	—	—	—	—	√	√	√	√	—	—	—	—	—	—	—
	2	PM142	P142	PU142	PIM142	POM142	PDIDIS 142	—	—	√	√	√	—	—	—	—	—	—	—	—
	3	PM143	P143	PU143	PIM143	POM143	PDIDIS 143	—	—	√	√	√	—	—	—	—	—	—	—	—
	4	PM144	P144	PU144	—	POM144	PDIDIS 144	—	—	√	√	√	—	—	—	—	—	—	—	—
	5	PM145	P145	PU145	—	—	—	—	—	√	√	—	—	—	—	—	—	—	—	—
	6	PM146	P146	PU146	—	—	—	—	—	√	√	√	√	√	√	√	—	—	—	—
	7	PM147	P147	PU147	—	—	—	PMCA 147	—	√	√	√	√	√	√	√	√	√	√	√
Port 15	0	PM150	P150	—	—	—	—	PMCA 150	PMCT 150	√	√	√	—	—	—	—	—	—	—	—
	1	PM151	P151	—	—	—	—	PMCA 151	PMCT 151	√	√	√	—	—	—	—	—	—	—	—
	2	PM152	P152	—	—	—	—	PMCA 152	PMCT 152	√	√	√	—	—	—	—	—	—	—	—
	3	PM153	P153	—	—	—	—	PMCA 153	PMCT 153	√	√	√	—	—	—	—	—	—	—	—
	4	PM154	P154	—	—	—	—	PMCA 154	PMCT 154	√	√	—	—	—	—	—	—	—	—	—
	5	PM155	P155	—	—	—	—	PMCA 155	PMCT 155	√	√	—	—	—	—	—	—	—	—	—
	6	PM156	P156	—	—	—	—	PMCA 156	—	√	√	—	—	—	—	—	—	—	—	—
	7	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—	—

Note This bit is only present in the 30- and 32-pin products.

4.3.1 Port mode registers (PMxx)

These registers specify input or output mode for the ports in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each PMxx register is FFH following a reset.

To use an alternate function of a port pin, set the port mode register by referencing **4.5 Register Settings When Using Alternate Function**.

Figure 4 - 1 Format of Port Mode Registers

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PM0	PM07	PM06	PM05	PM04	PM03	PM02	PM01	PM00	FFF20H	FFH	R/W
PM1	PM17	PM16	PM15	PM14	PM13	PM12	PM11	PM10	FFF21H	FFH	R/W
PM2	PM27	PM26	PM25	PM24	PM23	PM22	PM21	PM20	FFF22H	FFH	R/W
PM3	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30	FFF23H	FFH	R/W
PM4	PM47	PM46	PM45	PM44	PM43	PM42	PM41	PM40	FFF24H	FFH	R/W
PM5	PM57	PM56	PM55	PM54	PM53	PM52	PM51	PM50	FFF25H	FFH	R/W
PM6	PM67	PM66	PM65	PM64	PM63	PM62	PM61	PM60	FFF26H	FFH	R/W
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70	FFF27H	FFH	R/W
PM8	PM87	PM86	PM85	PM84	PM83	PM82	PM81	PM80	FFF28H	FFH	R/W
PM9	PM97	PM96	PM95	PM94	PM93	PM92	PM91	PM90	FFF29H	FFH	R/W
PM10	1	PM106	PM105	PM104	PM103	PM102	PM101	PM100	FFF2AH	FFH	R/W
PM11	PM117	PM116	PM115	PM114	PM113	PM112	PM111	PM110	FFF2BH	FFH	R/W
PM12	PM127	PM126	PM125	1	1	PM122	PM121	PM120	FFF2CH	FFH	R/W
PM14	PM147	PM146	PM145	PM144	PM143	PM142	PM141	PM140	FFF2EH	FFH	R/W
PM15	1	PM156	PM155	PM154	PM153	PM152	PM151	PM150	FFF2FH	FFH	R/W

PMmn	Pmn pin I/O mode selection (m = 0 to 12, 14, 15; n = 0 to 7)
0	Output mode (output buffer on)
1	Input mode (output buffer off)

Caution Be sure to set bits that are not implemented to their initial values.

4.3.2 Port registers (Pxx)

These registers set the output latch values of ports.

If data is read in the input mode, the pin level is read. If data is read in the output mode, the output latch value is read^{Note}.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each Pxx register is 00H following a reset.

Note If P00 to P03, P13, P20 to P27, P35 to P37, P100, P115 to P117, P120, P147, or P150 to P156 is set up as an analog function port, when the port is read in the input mode, 0 is always returned instead of the pin level.

Caution If P00 to P03, P05, P06, P22 to P27, P30, P31, P50, P64 to P67, P70 to P77, or P150 to P155 is set up as a capacitance measurement port, when the port is read in the input mode, 0 is always returned instead of the pin level.

Figure 4 - 2 Format of Port Registers

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
P0	P07	P06	P05	P04	P03	P02	P01	P00	FFF00H	00H (output latch)	R/W
P1	P17	P16	P15	P14	P13	P12	P11	P10	FFF01H	00H (output latch)	R/W
P2	P27	P26	P25	P24	P23	P22	P21	P20	FFF02H	00H (output latch)	R/W
P3	P37	P36	P35	P34	P33	P32	P31	P30	FFF03H	00H (output latch)	R/W
P4	P47	P46	P45	P44	P43	P42	P41	P40	FFF04H	00H (output latch)	R/W
P5	P57	P56	P55	P54	P53	P52	P51	P50	FFF05H	00H (output latch)	R/W
P6	P67	P66	P65	P64	P63	P62	P61	P60	FFF06H	00H (output latch)	R/W
P7	P77	P76	P75	P74	P73	P72	P71	P70	FFF07H	00H (output latch)	R/W
P8	P87	P86	P85	P84	P83	P82	P81	P80	FFF08H	00H (output latch)	R/W
P9	P97	P96	P95	P94	P93	P92	P91	P90	FFF09H	00H (output latch)	R/W
P10	0	P106	P105	P104	P103	P102	P101	P100	FFF0AH	00H (output latch)	R/W
P11	P117	P116	P115	P114	P113	P112	P111	P110	FFF0BH	00H (output latch)	R/W
P12	P127	P126	P125	P124	P123	P122	P121	P120	FFF0CH	Undefined	R/W ^{Note 1}
P13	P137	0	0	0	0	0	0	P130	FFF0DH	Note 2	R/W ^{Note 1}
P14	P147	P146	P145	P144	P143	P142	P141	P140	FFF0EH	00H (output latch)	R/W
P15	0	P156	P155	P154	P153	P152	P151	P150	FFF0FH	00H (output latch)	R/W

Pmn	Output data control (in output mode)	Input data read (in input mode)
0	Output 0	Input low level
1	Output 1	Input high level

Note 1. P123, P124, and P137 are read-only.

Note 2. P137: Undefined
P130: 0 (output latch)

Caution Be sure to set bits that are not implemented to their initial values.

Remark m = 0 to 15; n = 0 to 7

4.3.3 Pull-up resistor option registers (PUxx)

These registers specify whether to use the on-chip pull-up resistors. On-chip pull-up resistors can be used in 1-bit units only for the bits set to both normal output mode (POMmn = 0) and input mode (PMmn = 1) for the pins to which the use of an on-chip pull-up resistor has been specified in these registers. On-chip pull-up resistors are not connected to bits set to output mode and bits used as alternate-function output pins, regardless of the settings of these registers.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the PU4 register is 01H following a reset, and that of the other PUxx is 00H.

Caution When data is input from a different-potential device to the TTL buffer for a port with the PIMn register, set PUMn = 0 and pull up to the power supply of the different-potential device via an external resistor.

Figure 4 - 3 Format of Pull-up Resistor Option Registers

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PU0	PU07	PU06	PU05	PU04	PU03	PU02	PU01	PU00	F0030H	00H	R/W
PU1	PU17	PU16	PU15	PU14	PU13	PU12	PU11	PU10	F0031H	00H	R/W
PU3	PU37	PU36	PU35	PU34	PU33	PU32	PU31	PU30	F0033H	00H	R/W
PU4	PU47	PU46	PU45	PU44	PU43	PU42	PU41	PU40	F0034H	01H	R/W
PU5	PU57	PU56	PU55	PU54	PU53	PU52	PU51	PU50	F0035H	00H	R/W
PU6	PU67	PU66	PU65	PU64	0	0	0	0	F0036H	00H	R/W
PU7	PU77	PU76	PU75	PU74	PU73	PU72	PU71	PU70	F0037H	00H	R/W
PU8	PU87	PU86	PU85	PU84	PU83	PU82	PU81	PU80	F0038H	00H	R/W
PU9	PU97	PU96	PU95	PU94	PU93	PU92	PU91	PU90	F0039H	00H	R/W
PU10	0	PU106	PU105	PU104	PU103	PU102	PU101	PU100	F003AH	00H	R/W
PU11	PU117	PU116	PU115	PU114	PU113	PU112	PU111	PU110	F003BH	00H	R/W
PU12	PU127	PU126	PU125	0	0	PU122	PU121	PU120	F003CH	00H	R/W
PU14	PU147	PU146	PU145	PU144	PU143	PU142	PU141	PU140	F003EH	00H	R/W

PUmn	Pmn pin on-chip pull-up resistor selection (m = 0, 1, 3 to 12, 14; n = 0 to 7)
0	On-chip pull-up resistor not connected
1	On-chip pull-up resistor connected

Caution Be sure to set bits that are not implemented to their initial values.

4.3.4 Port input mode registers (PIMxx)

These registers set the input buffer in 1-bit units.

TTL input buffer can be selected during serial communication with an external device of the different potential.

Port input mode registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each PIMxx register is 00H following a reset.

Figure 4 - 4 Format of Port Input Mode Registers (128-pin products)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PIM0	0	0	0	PIM04	PIM03	0	PIM01	0	F0040H	00H	R/W
PIM1	PIM17	PIM16	PIM15	PIM14	PIM13	0	PIM11	PIM10	F0041H	00H	R/W
PIM3	0	0	0	0	PIM33	0	0	0	F0043H	00H	R/W
PIM4	0	0	0	PIM44	PIM43	0	PIM41	0	F0044H	00H	R/W
PIM5	0	0	PIM55	PIM54	PIM53	0	0	0	F0045H	00H	R/W
PIM7	0	0	0	0	0	0	PIM71	0	F0047H	00H	R/W
PIM8	0	0	0	PIM84	0	0	PIM81	PIM80	F0048H	00H	R/W
PIM14	0	0	0	0	PIM143	PIM142	0	0	F004EH	00H	R/W

PIMmn	Pmn pin input buffer selection (m = 0, 1, 3, 4, 5, 7, 8, 14; n = 0 to 7)
0	Normal input buffer
1	TTL input buffer

Caution Be sure to set bits that are not implemented to their initial values.

4.3.5 Port output mode registers (POMxx)

These registers set the output mode in 1-bit units.

N-ch open drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) mode can be selected during serial communication with an external device of the different potential, and for the SDA00, SDA01, SDA10, SDA11, SDA20, SDA21, SDA30, and SDA31 pins during simplified I²C communication with an external device of the same potential.

In addition, POMxx registers are used in combination with PUxx registers to specify whether to use on-chip pull-up resistors.

The POMxx registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each POMxx register is 00H following a reset.

Caution An on-chip pull-up resistor is not connected to a bit for which N-ch open drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) mode (POMmn = 1) is set.

Figure 4 - 5 Format of Port Input Mode Registers

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
POM0	0	0	0	POM04	POM03	POM02	0	POM00	F0050H	00H	R/W
POM1	POM17	0	POM15	POM14	POM13	POM12	POM11	POM10	F0051H	00H	R/W
POM3	0	0	0	POM34	0	0	0	0	F0053H	00H	R/W
POM4	0	0	POM45	POM44	POM43	POM42	0	0	F0054H	00H	R/W
POM5	0	0	POM55	POM54	POM53	POM52	0	POM50	F0055H	00H	R/W
POM7	0	0	0	POM74	0	POM72	POM71	0	F0057H	00H	R/W
POM8	0	0	0	0	POM83	POM82	POM81	POM80	F0058H	00H	R/W
POM9	0	POM96	0	0	0	0	0	0	F0059H	00H	R/W
POM12	0	0	0	0	0	0	0	POM120	F005CH	00H	R/W
POM14	0	0	0	POM144	POM143	POM142	0	0	F005EH	00H	R/W

POMmn	Pmn pin output mode selection (m = 0, 1, 3 to 5, 7 to 9, 12, 14; n = 0 to 7)
0	Normal output mode
1	N-ch open-drain output (VDD tolerance Note 1 /EVDD tolerance Note 2) mode

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products

Caution Be sure to set bits that are not implemented to their initial values.

4.3.6 Port digital input disable registers (PDIDISxx)

These registers are used to prevent through-current flowing into input buffers.

When N-ch open drain output is selected for serial communications with an external device of the different potential or an input port is not used, low power consumption can be achieved by setting the corresponding PDIDIS register bit to 1.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each PDIDISxx register is 00H following a reset.

Figure 4 - 6 Format of Port Digital Input Disable Registers

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PDIDIS0	0	0	0	PDIDIS 04	PDIDIS 03	PDIDIS 02	0	PDIDIS 00	F02B0H	00H	R/W
PDIDIS1	PDIDIS 17	0	PDIDIS 15	PDIDIS 14	PDIDIS 13	PDIDIS 12	PDIDIS 11	PDIDIS 10	F02B1H	00H	R/W
PDIDIS3	0	0	0	PDIDIS 34	0	0	0	0	F02B3H	00H	R/W
PDIDIS4	0	0	PDIDIS 45	PDIDIS 44	PDIDIS 43	PDIDIS 42	0	0	F02B4H	00H	R/W
PDIDIS5	0	0	PDIDIS 55	PDIDIS 54	PDIDIS 53	PDIDIS 52	0	PDIDIS 50	F02B5H	00H	R/W
PDIDIS7	0	0	0	PDIDIS 74	0	PDIDIS 72	PDIDIS 71	0	F02B7H	00H	R/W
PDIDIS8	0	0	0	0	PDIDIS 83	PDIDIS 82	PDIDIS 81	PDIDIS 80	F02B8H	00H	R/W
PDIDIS9	0	PDIDIS 96	0	0	0	0	0	0	F02B9H	00H	R/W
PDIDIS12	0	0	0	0	0	0	0	PDIDIS 120	F02BCH	00H	R/W
PDIDIS13	PDIDIS 137	0	0	0	0	0	0	0	F02BDH	00H	R/W
PDIDIS14	0	0	0	PDIDIS 144	PDIDIS 143	PDIDIS 142	0	0	F02BEH	00H	R/W

PDIDISmn	Setting of input buffers (m = 0, 1, 3 to 5, 7 to 9, 12 to 14; n = 0 to 7)
0	Input to the input buffer is enabled (default)
1	Input to the input buffer is disabled. Through-current flowing into the input buffer is prevented.

Caution Be sure to set bits that are not implemented to their initial values.

Remark For P123 and P124, low power consumption can be achieved by setting the EXCLKS bit to 0 and the OSCSELS bit to 1 in the clock operation mode control register (CMC) and setting the XTSTOP bit to 1 in the clock operation status control register (CSC).

4.3.7 Port mode control A registers (PMCAxx)

These registers specify the digital I/O or analog input function in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each PMCAxx register is FFH following a reset.

Figure 4 - 7 Format of Port Mode Control A Registers

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PMCA0	1	1	1	1	PMCA0 3	PMCA0 2	PMCA0 1	PMCA0 0	F0060H	FFH	R/W
PMCA1	1	1	1	1	PMCA1 3	1	1	1	F0061H	FFH	R/W
PMCA2	PMCA2 7	PMCA2 6	PMCA2 5	PMCA2 4	PMCA2 3	PMCA2 2	PMCA2 1	PMCA2 0	F0062H	FFH	R/W
PMCA3	PMCA3 7	PMCA3 6	PMCA3 5	1	1	1	1	1	F0063H	FFH	R/W
PMCA10	1	1	1	1	1	1	1	PMCA1 00	F006AH	FFH	R/W
PMCA11	PMCA1 17	PMCA1 16	PMCA1 15	1	1	1	1	1	F006BH	FFH	R/W
PMCA12	1	1	1	1	1	1	1	PMCA1 20	F006CH	FFH	R/W
PMCA14	PMCA1 47	1	1	1	1	1	1	1	F006EH	FFH	R/W
PMCA15	1	PMCA1 56	PMCA1 55	PMCA1 54	PMCA1 53	PMCA1 52	PMCA1 51	PMCA1 50	F006FH	FFH	R/W

PMCAmn	Selection of digital I/O or analog input function for Pmn pin (m = 0 to 3, 10 to 12, 14, 15; n = 0 to 7)
0	Digital I/O
1	Analog input function

Caution 1. Select input mode by using port mode register 0 to 3, 10 to 12, 14, or 15 (PM0 to PM3, PM10 to PM12, PM14, or PM15) for the port which is set to the analog input function by the PMCAxx register.

Caution 2. Do not set the pin that is specified as digital I/O by the PMCAxx register to the analog function by the analog input channel specification register (ADS).

Caution 3. Be sure to set bits that are not implemented to their initial values.

4.3.8 Port mode control T registers (PMCTxx)

These registers specify the digital I/O or capacitance measurement function in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each PMCTxx register is 00H following a reset.

Figure 4 - 8 Format of Port Mode Control T Registers

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PMCT0	0	PMCT0 6	PMCT0 5	0	PMCT0 3	PMCT0 2	PMCT0 1	PMCT0 0	F0260H	00H	R/W
PMCT2	PMCT2 7	PMCT2 6	PMCT2 5	PMCT2 4	PMCT2 3	PMCT2 2	0	0	F0262H	00H	R/W
PMCT3	0	0	0	0	0	0	PMCT3 1	PMCT3 0	F0263H	00H	R/W
PMCT5	0	0	0	0	0	0	0	PMCT5 0	F0265H	00H	R/W
PMCT6	PMCT6 7	PMCT6 6	PMCT6 5	PMCT6 4	0	0	0	0	F0266H	00H	R/W
PMCT7	PMCT7 7	PMCT7 6	PMCT7 5	PMCT7 4	PMCT7 3	PMCT7 2	PMCT7 1	PMCT7 0	F0267H	00H	R/W
PMCT15	0	0	PMCT1 55	PMCT1 54	PMCT1 53	PMCT1 52	PMCT1 51	PMCT1 50	F026FH	00H	R/W

PMCTmn	Selection of digital I/O or capacitance measurement function for Pmn pin (m = 0, 2, 3, 5 to 7, 15; n = 0 to 7)
0	Digital I/O
1	Capacitance measurement function

Caution Be sure to set bits that are not implemented to their initial values.

4.3.9 Port mode control E registers (PMCE_x)

These registers specify the digital I/O or ELCL output function in 1-bit units.

These registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each PMCE_x register is 00H following a reset.

Figure 4 - 9 Format of Port Mode Control E Registers

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
PMCE0	0	0	0	0	0	0	PMCE0 1	0	F0280H	00H	R/W
PMCE1	PMCE1 7	PMCE1 6	PMCE1 5	PMCE1 4	PMCE1 3	PMCE1 2	PMCE1 1	PMCE1 0	F0281H	00H	R/W
PMCE5	0	0	0	0	0	0	PMCE5 1	PMCE5 0	F0285H	00H	R/W
PMCE6	0	0	0	0	0	0	PMCE6 1	PMCE6 0	F0286H	00H	R/W

PMCE _m _n	Selection of digital I/O or ELCL output function for P _m n pin (m = 0, 1, 5, 6; n = 0 to 7)
0	Digital I/O
1	ELCL output function

Caution Be sure to set bits that are not implemented to their initial values.

4.3.10 Peripheral I/O redirection register (PIOR)

This register is used to specify whether to enable or disable the peripheral I/O redirect function.

This function is used to switch ports to which alternate functions are assigned.

Use the PIOR register to assign a port to the function to redirect and then enable the function.

In addition, the settings for redirection can be changed only until operation of the function is enabled.

The PIOR register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 4 - 10 Format of Peripheral I/O Redirection Register (PIOR)

Address: F0077H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
PIOR	0	0	PIOR5	PIOR4	PIOR3	PIOR2	PIOR1	PIOR0

Bit	Alternative function	128- and 100-pin		80-pin		64-pin		52-pin		48-pin		44-pin		40-, 36-, 32-, and 30-pin	
		Setting value		Setting value		Setting value		Setting value		Setting value		Setting value		Setting value	
		0	1	0	1	0	1	0	1	0	1	0	1	0	1
PIOR5	INTP1	P46	P56	These functions are not available for use. Set this bit to 0 (default value).											
	INTP3	P30	P57												
	INTP4	P31	P146												
	INTP6	P140	P84												
	INTP7	P141	P85												
	INTP8	P74	P86												
	INTP9	P75	P87												
	TxD1	P02	P82												
	RxD1	P03	P81												
	SCL10	P04	P80												
	SDA10	P03	P81												
	SI10	P03	P81												
	SO10	P02	P82												
	SCK10	P04	P80												
PIOR4	PCLBUZ1	P141	P55	P141	P55	P141	P55								
	INTP5	P16	P12	P16	P12	P16	P12								
PIOR3	PCLBUZ0	P140	P31	P140	P31	P140	P31	P140	P31	P140	P31				
PIOR2	SCLA0	P60	P14	P60	P14	P60	P14	P60	P14	P60	P14	P60	P14	P60	P14
	SDAA0	P61	P13	P61	P13	P61	P13	P61	P13	P61	P13	P61	P13	P61	P13

Bit	Alternative function	128- and 100-pin		80-pin		64-pin		52-pin		48-pin		44-pin		40-, 36-, 32-, and 30-pin	
		Setting value		Setting value		Setting value		Setting value		Setting value		Setting value		Setting value	
		0	1	0	1	0	1	0	1	0	1	0	1	0	1
PIOR1	INTP10	P76	P110	P76	P110	P76	P52	P76	—	—	—	—	—	—	—
	INTP11	P77	P111	P77	P111	P77	P53	P77	—	—	—	—	—	—	—
	TxD2	P13	P77	P13	P77	P13	P77	P13	P77	P13	—	P13	—	P13	—
	RxD2	P14	P76	P14	P76	P14	P76	P14	P76	P14	—	P14	—	P14	—
	SCL20	P15	—	P15	—	P15	—	P15	—	P15	—	P15	—	P15	—
	SDA20	P14	—	P14	—	P14	—	P14	—	P14	—	P14	—	P14	—
	SI20	P14	—	P14	—	P14	—	P14	—	P14	—	P14	—	P14	—
	SO20	P13	—	P13	—	P13	—	P13	—	P13	—	P13	—	P13	—
	SCK20	P15	—	P15	—	P15	—	P15	—	P15	—	P15	—	P15	—
	TxD0	P12	P17	P12	P17	P12	P17	P12	P17	P12	P17	P12	P17	P12	P17
	RxD0	P11	P16	P11	P16	P11	P16	P11	P16	P11	P16	P11	P16	P11	P16
	SCL00	P10	—	P10	—	P10	—	P10	—	P10	—	P10	—	P10	—
	SDA00	P11	—	P11	—	P11	—	P11	—	P11	—	P11	—	P11	—
	SI00	P11	P16	P11	P16	P11	P16	P11	—	P11	—	P11	—	P11	—
	SO00	P12	P17	P12	P17	P12	P17	P12	—	P12	—	P12	—	P12	—
	SCK00	P10	P55	P10	P55	P10	P55	P10	—	P10	—	P10	—	P10	—
PIOR0	TI02/TO02	P17	P15	P17	P15	P17	P15	P17	P15	P17	P15	P17	P15	P17	P15
	TI03/TO03	P31	P14	P31	P14	P31	P14	P31	P14	P31	P14	P31	P14	P31	P14
	TI04/TO04	P42	P13	P42	P13	P42	P13	—	P13	—	P13	—	P13	—	P13
	TI05/TO05	P46	P12	P05	P12	P05	P12	—	P12	—	P12	—	P12	—	P12
	TI06/TO06	P102	P11	P06	P11	P06	P11	—	P11	—	P11	—	P11	—	P11
	TI07/TO07	P145	P10	P41	P10	P41	P10	P41	P10	P41	P10	P41	P10	—	P10

Remark —: These functions are not available for use.

4.3.11 Global digital input disable register (GDIDIS)

This register is used to prevent through-current flowing into the input buffers of input ports which use EVDD as the power supply when the EVDD power supply is turned off.

When none of the I/O ports using EVDD as the power supply are used, low power consumption can be achieved by setting the GDIDIS register (setting the GDIDIS0 bit to 1) to turn off the EVDD power supply.

By setting the GDIDIS0 bit to 1, input to any input buffer using EVDD as the power supply is prohibited, preventing through-current from flowing when the EVDD power supply is turned off.

The GDIDIS register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Remark The GDIDIS register is equipped with 64-, 80-, 100-, and 128-pin products.

Figure 4 - 11 Format of Global Digital Input Disable Register (GDIDIS)

Address: F007DH

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
GDIDIS	0	0	0	0	0	0	0	GDIDIS0

GDIDIS0	Setting of input buffers using EVDD power supply
0	Input to input buffers permitted (default)
1	Input to input buffers prohibited. No through-current flows to the input buffers.

Turn off the EVDD power supply with the following procedure.

1. Prohibit input to input buffers (set GDIDIS0 = 1).
2. Turn off the EVDD power supply.

Turn on again the EVDD power supply with the following procedure.

1. Turn on the EVDD power supply.
2. Permit input to input buffers (set GDIDIS0 = 0).

Caution 1. Do not input an input voltage equal to or greater than EVDD to an input port that uses EVDD as the power supply.

Caution 2. When input to input buffers is prohibited (GDIDIS0 = 1), the value read from the port register (Pxx) of a port that uses EVDD as the power supply is 1. When 1 is set in the port output mode register (POMxx) (N-ch open drain output (EVDD tolerance) mode), the value read from the port register (Pxx) is 0.

Remark 1. The GDIDIS register is equipped with 64-, 80-, 100-, and 128-pin products.

Remark 2. Even when input to input buffers is prohibited (GDIDIS0 = 1), peripheral functions which do not use port functions having EVDD as the power supply can be used.

4.3.12 Output current control enable register (CCDE)

This register is used to specify the use of P16, P17, P50, P51, and P60 to P63 as output current control port pins in 1-bit units. The setting of the corresponding output current select register (CCSx) controls a pin for which this function is selected to be at the low level and produce the selected output current (low-level output current) or to be in the high-impedance state.

The CCDE register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 4 - 12 Format of Output Current Control Enable Register (CCDE)

Address: F02A8H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
CCDE	CCDE07	CCDE06	CCDE05	CCDE04	CCDE03	CCDE02	CCDE01	CCDE00
CCDE07	Selection of digital I/O or output current control function for CCD07 (P63) pin							
0	Digital I/O (alternate function other than current control function)							
1	Current control function							
CCDE06	Selection of digital I/O or output current control function for CCD06 (P62) pin							
0	Digital I/O (alternate function other than current control function)							
1	Current control function							
CCDE05	Selection of digital I/O or output current control function for CCD05 (P61) pin							
0	Digital I/O (alternate function other than current control function)							
1	Current control function							
CCDE04	Selection of digital I/O or output current control function for CCD04 (P60) pin							
0	Digital I/O (alternate function other than current control function)							
1	Current control function							
CCDE03	Selection of digital I/O or output current control function for CCD03 (P50) pin							
0	Digital I/O (alternate function other than current control function)							
1	Current control function							
CCDE02	Selection of digital I/O or output current control function for CCD02 (P51) pin							
0	Digital I/O (alternate function other than current control function)							
1	Current control function							
CCDE01	Selection of digital I/O or output current control function for CCD01 (P17) pin							
0	Digital I/O (alternate function other than current control function)							
1	Current control function							

CCDE00	Selection of digital I/O or output current control function for CCD00 (P16) pin
0	Digital I/O (alternate function other than current control function)
1	Current control function

Caution 1. When a port pin is to be used with output current control, make the setting for the output current control function and then set the corresponding bit in the PMxx register for output mode.

Caution 2. The state of a pin takes 10 μ s to become stable after 1 having been written to the corresponding bit of the CCDE register.

<R>

4.3.13 Output current select registers (CCSx)

These registers are used to set the current control for the port pins selected for output current control in the output current control enable register (CCDE) or to place them in the high-impedance state. For current control, the pins are at the low level and produce output currents controlled to be 2 mA, 5 mA, 10 mA, or 15 mA.

The CCSx registers can be set by an 8-bit memory manipulation instruction.

The value of each CCSx register is 00H following a reset.

Figure 4 - 13 Format of Output Current Select Registers (CCSx)

Symbol	7	6	5	4	3	2	1	0	Address	After reset	R/W
CCS0	0	0	0	0	0	CCS02	CCS01	CCS00	F02A0H	00H	R/W
CCS4	0	0	0	0	0	CCS42	CCS41	CCS40	F02A4H	00H	R/W
CCS5	0	0	0	0	0	CCS52	CCS51	CCS50	F02A5H	00H	R/W
CCS6	0	0	0	0	0	CCS62	CCS61	CCS60	F02A6H	00H	R/W
CCS7	0	0	0	0	0	CCS72	CCS71	CCS70	F02A7H	00H	R/W

CCSn2	CCSn1	CCSn0	Setting for the Low-Level Output Current				
			n = 0 CCD00 to CCD03	n = 4 CCD04	n = 5 CCD05	n = 6 CCD06	n = 7 CCD07
0	0	0	Hi-Z	Hi-Z	Hi-Z	Hi-Z	Hi-Z
0	0	1	2 mA	2 mA	2 mA	2 mA	2 mA
0	1	0	5 mA	5 mA	5 mA	5 mA	5 mA
0	1	1	10 mA	10 mA	10 mA	10 mA	10 mA
1	0	0	Setting prohibited	15 mA	15 mA	15 mA	15 mA
Others			Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited

4.3.14 40-mA port output control register (PTDC)

This register is used to set the allowable output current to 40 mA when P70, P51, P17, P10, P101, P04, or P120 is an output at the low level.

The pins among those stated above which can be set for 40-mA output depend on the product. **Table 4 - 4** is a list by product of port pins which can be set for 40-mA output

Table 4 - 4 Products Having 40-mA Output Port Pins and the Pins Supporting 40-mA Output

Number of Pins	Product Names	Port Pins Supporting 40-mA Output
100	R7F100GPN, R7F100GPL, R7F100GPK (products with 768, 512, or 384 Kbytes of flash memory)	P04, P10, P101, P120
80	R7F100GMN, R7F100GML, R7F100GMK (products with 768, 512, or 384 Kbytes of flash memory)	P04, P10, P120
64	R7F100GLN, R7F100GLL, R7F100GLK (products with 768, 512, or 384 Kbytes of flash memory)	P04, P10, P120
52	R7F100GJN, R7F100GJL, R7F100GJK, R7F100GJJ, R7F100GJH, R7F100GJG, R7F100GJF	P17, P51, P70
48	R7F100GGN, R7F100GGL, R7F100GJK, R7F100GGJ, R7F100GGH, R7F100GGG, R7F100GGF	P17, P51, P70
44	R7F100GFN, R7F100GFL, R7F100GFK, R7F100GFJ, R7F100GFH, R7F100GFG, R7F100GFF	P17, P51, P70
40	R7F100GEJ, R7F100GEH, R7F100GEG, R7F100GEF	P17, P51, P70
36	R7F100GCJ, R7F100GCH, R7F100GCG, R7F100GCF	P17, P51, P70
32	R7F100GBJ, R7F100GBH, R7F100GBG, R7F100GBF	P17, P51, P70
30	R7F100GAJ, R7F100GAH, R7F100GAG, R7F100GAF	P17, P51

The PTDC register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 4 - 14 Format of 40-mA Port Output Control Register (PTDC)

Address: F02A9H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
PTDC	0	PTDC6	PTDC5	PTDC4	PTDC3	PTDC2	PTDC1	PTDC0

PTDC6	Allowable output current when a low level is output from P120 pin ^{Note 1}
0	IOL1 = 20.0 mA
1	IOL1 = 40.0 mA

PTDC5	Allowable output current when a low level is output from P04 pin ^{Note 1}
0	IOL1 = 20.0 mA
1	IOL1 = 40.0 mA

PTDC4	Allowable output current when a low level is output from P101 pin ^{Note 2}
0	IOL1 = 20.0 mA
1	IOL1 = 40.0 mA

PTDC3	Allowable output current when a low level is output from P10 pin ^{Note 1}
0	IOL1 = 20.0 mA
1	IOL1 = 40.0 mA

PTDC2	Allowable output current when a low level is output from P17 pin ^{Note 3}
0	IOL1 = 20.0 mA
1	IOL1 = 40.0 mA

PTDC1	Allowable output current when a low level is output from P51 pin ^{Note 3}
0	IOL1 = 20.0 mA
1	IOL1 = 40.0 mA

PTDC0	Allowable output current when a low level is output from P70 pin ^{Note 4}
0	IOL1 = 20.0 mA
1	IOL1 = 40.0 mA

Note 1. Available in the 64-pin to 100-pin products with 384-Kbyte to 768-Kbyte code flash memory.**Note 2.** Available in the 100-pin products with 384-Kbyte to 768-Kbyte code flash memory.**Note 3.** Available in the 30-pin to 52-pin products.**Note 4.** Available in the 32-pin to 52-pin products.**Caution** The PTDC register is not implemented in the 128-pin products.

4.3.15 Port function output enable registers (PFOEx)

This register is used to enable timer output, serial clock output, serial data output, and clock output for pins on which these functions are multiplexed. Disable the output when timer output, serial data output, and serial clock output are only to be input to the ELCL.

The PFOEx registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each PFOEx register is FFH following a reset.

Figure 4 - 15 Format of Port Function Output Enable Register 0 (PFOE0)

Address: F02AAH

After reset: FFH

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
PFOE0	PFOE07	PFOE06	PFOE05	PFOE04	PFOE03	PFOE02	PFOE01	PFOE00
PFOE0n	TO0n pin output enable (n = 0 to 7)							
0	Timer output to the TO0n pin is disabled. The TO0n signal is only to be used for input to the ELCL and not for external output. The TO0n pin is available for use for a multiplexed function other than the port pin function.							
1	Timer output to the TO0n pin is enabled. If the timer is not in use, the TO0n pin is available for use for a multiplexed function other than the port pin function.							

Figure 4 - 16 Format of Port Function Output Enable Register 1 (PFOE1)

Address: F02ABH

After reset: FFH

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
PFOE1	1	1	PFOE15	PFOE14	PFOE13	PFOE12	PFOE11	PFOE10
PFOE15	CLKA0 pin output enable							
0	Serial clock output to the CLKA0 pin is disabled. The CLKA0 signal is only to be used for input to the ELCL and not for external output. Set this bit to 0 when the CLKA0 pin is to be used for a multiplexed function other than the port pin function.							
1	Serial clock output to the CLKA0 pin is enabled.							
PFOE14	TxDA0 pin output enable							
0	Serial data output to the TxDA0 pin is disabled. Set this bit to 0 when the TxDA0 signal is only to be used for input to the ELCL and not for external output.							
1	Serial data output to the TxDA0 pin is enabled. Also set this bit to 1 if the TxDA0 pin is to be used for the port pin function.							
PFOE13	SCK01 and SCL01 pins output enable							
0	Serial clock output to the SCK01 and SCL01 pins is disabled. Set this bit to 0 when the SCK01 and SCL01 signals are only to be used for input to the ELCL and not for external output.							
1	Serial clock output to the SCK01 and SCL01 pins is enabled. Also set this bit to 1 if the SCK01 and SCL01 pins are to be used for the port pin function.							

PFOE12	SCK00 and SCL00 pins output enable
0	Serial clock output to the SCK00 and SCL00 pins is disabled. Set this bit to 0 when the SCK00 and SCL00 signals are only to be used for input to the ELCL and not for external output.
1	Serial clock output to the SCK00 and SCL00 pins is enabled. Also set this bit to 1 if the SCK00 and SCL00 pins are to be used for the port pin function.

PFOE11	SO01 pin output enable
0	Serial data output to the SO01 pin is disabled. Set this bit to 0 when the SO01 signal is only to be used for input to the ELCL and not for external output.
1	Serial data output to the SO01 pin is enabled. Also set this bit to 1 if the SO01 pin is to be used for the port pin function.

PFOE10	SO00 and TxD0 pins output enable
0	Serial data output to the SO00 and TxD0 pins is disabled. Set this bit to 0 when the SO00 and TxD0 signals are only to be used for input to the ELCL and not for external output.
1	Serial data output to the SO00 and TxD0 pins is enabled. Also set this bit to 1 if the SO00 and TxD0 pins are to be used for the port pin function.

4.3.16 Port mode select register (PMS)

This register is used to specify whether the value in the output latch for a port is read or the output level on a port pin is read when the pin is in output mode (the PMmn bit of the port mode register (PMm) is 0). For details, see **27.3.11.1 Port mode select register (PMS)**.

4.4 Port Function Operations

Port operations differ depending on whether the input or output mode is selected, as shown below.

4.4.1 Writing to I/O port

(1) Output mode

A value is written to the output latch by a transfer instruction, and the output latch contents are output from the pin.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

A value is written to the output latch by a transfer instruction, but since the output buffer is off, the pin state does not change. Therefore, byte data can be written to the ports used for both input and output.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

4.4.2 Reading from I/O port

(1) Output mode

The output latch contents are read by a transfer instruction. The output latch contents do not change.

(2) Input mode

The pin state is read by a transfer instruction. The output latch contents do not change.

4.4.3 Operations on I/O port

(1) Output mode

An operation is performed on the output latch contents, and the result is written to the output latch. The output latch contents are output from the pins.

Once data is written to the output latch, it is retained until data is written to the output latch again.

The data of the output latch is cleared when a reset signal is generated.

(2) Input mode

The pin level is read and an operation is performed on the read value. The result of the operation is written to the output latch, but since the output buffer is off, the pin state does not change. Therefore, byte data can be written to the ports used for both input and output.

The data of the output latch is cleared when a reset signal is generated.

4.4.4 Handling different potential (1.8 V, 2.5 V, or 3 V) by using $EVDD \leq VDD$

When connecting an external device operating on a different potential (1.8 V, 2.5 V, or 3 V), it is possible to connect the I/O pins of general ports by changing EVDD to accord with the power supply of the connected device.

4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers

It is possible to connect an external device operating on a different potential (1.8 V, 2.5 V, or 3 V) by switching I/O buffers with the port input mode registers (PIMxx) and port output mode register (POMxx).

When receiving input from an external device with a different potential (1.8 V, 2.5 V, or 3 V), set the port input mode registers 0, 1, 4, 5, 8, and 14 (PIM0, PIM1, PIM4, PIM5, PIM8, and PIM14) on a bit-by-bit basis to switch between normal input (CMOS) and TTL input buffer.

When outputting data to an external device with a different potential (1.8 V, 2.5 V, or 3 V), set the port output mode registers 0, 1, 4, 5, 8, and 14 (POM0, POM1, POM4, POM5, POM8, and POM14) on a bit-by-bit basis to switch between normal output (CMOS) and N-ch open drain (VDD tolerance **Note 1**/EVDD tolerance **Note 2**).

The connection of a serial interface is described in the following.

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products

- (1) Setting procedure when using input pins of UART0 to UART3, UARTA0, UARTA1, CSI00, CSI01, CSI10, CSI20, CSI30, and CSI31 functions in the TTL input buffer mode

In case of UART0: P11 (P16)
 In case of UART1: P03 (P81)
 In case of UART2: P14
 In case of UART3: P143
 In case of UARTA0: P84
 In case of UARTA1: P33
 In case of CSI00: P10, P11 (P55, P16)
 In case of CSI01: P43, P44
 In case of CSI10: P03, P04 (P81, P80)
 In case of CSI20: P14, P15
 In case of CSI30: P142, P143
 In case of CSI31: P53, P54

Remark Functions can be assigned to the pins in parentheses via settings in the peripheral I/O redirection register (PIOR).

<1> Using an external resistor, pull up externally the input pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).

<2> Set the corresponding bit of the PIM0, PIM1, PIM3 to PIM5, PIM8, and PIM14 registers to 1 to switch to the TTL input buffer. For VIH and VIL, refer to the DC characteristics when the TTL input buffer is selected.

<3> Enable the operation of the serial array unit and set the mode to the UART/SPI (CSI**Note**) mode.

<R> **Note** Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

- (2) Setting procedure when using output pins of UART0 to UART3, UARTA0, UARTA1, CSI00, CSI01, CSI10, CSI20, CSI30, and CSI31 functions in N-ch open-drain output mode

In case of UART0: P12 (P17)
 In case of UART1: P02 (P82)
 In case of UART2: P13
 In case of UART3: P144
 In case of UARTA0: P83
 In case of UARTA1: P34
 In case of CSI00: P10, P12 (P55, P17)
 In case of CSI01: P43, P45
 In case of CSI10: P02, P04 (P82, P80)
 In case of CSI20: P13, P15
 In case of CSI30: P142, P144
 In case of CSI31: P52, P54

Remark Functions can be assigned to the pins in parentheses via settings in the peripheral I/O redirection register (PIOR).

- <1> Using an external resistor, pull up externally the output pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> After reset release, the ports are in the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM0, POM1, POM3 to POM5, POM8, and POM14 registers to 1 to set the N-ch open drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) mode.
- <5> Enable the operation of the serial array unit and set the mode to the UART/SPI (CSI) mode.
- <6> Set the corresponding bit of the PM0, PM1, PM3 to PM5, PM8, and PM14 registers to the output mode.
 At this time, the output data is high level, so the pin is in the Hi-Z state.

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products

- (3) Setting procedure when using I/O pins of IIC00, IIC01, IIC10, IIC20, IIC30, and IIC31 functions with a different potential (1.8 V, 2.5 V, or 3 V)

In case of IIC00:	P10, P11
In case of IIC01:	P43, P44
In case of IIC10:	P03, P04 (P81, P80)
In case of IIC20:	P14, P15
In case of IIC30:	P142, P143
In case of IIC31:	P53, P54

Remark Functions can be assigned to the pins in parentheses via settings in the peripheral I/O redirection register (PIOR).

- <1> Using an external resistor, pull up externally the input pin to be used to the power supply of the target device (on-chip pull-up resistor cannot be used).
- <2> After reset release, the ports are in the input mode (Hi-Z).
- <3> Set the output latch of the corresponding port to 1.
- <4> Set the corresponding bit of the POM0, POM1, POM4, POM5, POM8, and POM14 registers to 1 to set the N-ch open drain output (VDD tolerance **Note 1**/EVDD tolerance **Note 2**) mode.
- <5> Set the corresponding bit of the PIM0, PIM1, PIM4, PIM5, PIM8, and PIM14 registers to 1 to switch to the TTL input buffer. For VIH and VIL, refer to the DC characteristics when the TTL input buffer is selected.
- <6> Enable the operation of the serial array unit and set the mode to the simplified I²C mode.
- <7> Set the corresponding bit of the PM0, PM1, PM4, PM5, PM8, and PM14 registers to the output mode (data I/O is possible in the output mode). At this time, the output data is high level, so the pin is in the Hi-Z state.

Note 1. For 30- to 52-pin products

Note 2. For 64- to 128-pin products

4.5 Register Settings When Using Alternate Function

4.5.1 Basic concept when using alternate function


In the beginning, for a pin that is also assigned to the analog function, use the corresponding port mode control A register (PMCAxx) to specify whether to use the pin for the analog function or digital input/output.

For a pin that is also assigned to the capacitance measurement function, use the corresponding port mode control T register (PMCTxx) to specify whether to use the pin for the capacitance measurement function or digital input/output.

For a pin that is also assigned to the logic and event link controller output, use the corresponding port mode control E register (PMCE_x) to specify whether to use the pin for the logic and even link controller function.

Figure 4 - 17 shows the basic configuration of the output circuit for a pin used for digital input/output. The outputs from multiplexed SAU and UARTA functions (excluding the clock output from the UARTA) and the outputs from the output latches for the port-pin functions are input to an AND gate. The output of the AND gate is input to an OR gate. The outputs of multiplexed functions other than the SAU and UARTA (timer array unit, realtime clock, clock/buzzer output, IICA, etc.) are connected to other input pins of the OR gate. When such a pin is used for the port function or an alternate function, the unused alternate function must not hinder the output of the function to be used. A concept of basic settings for this case is shown in **Table 4 - 5**.

Figure 4 - 17 Basic Configuration of Output Circuit for a Pin



Note 1. When there is no POM register, this signal should be considered to be low level (0).

Note 2. When there is no alternate function, this signal should be considered to be high level (1).

Note 3. When there is no alternate function, this signal should be considered to be low level (0).

Note 4. This excludes the clock outputs from the UARTA.

Note 5. This includes the clock outputs from the UARTA.

Remark m: Port number (m = 0 to 15); n: Bit number (n = 0 to 7)

Table 4 - 5 Concept of Basic Settings

Output Function of Used Pin	Output Settings of Unused Alternate Function		
	Port-pins Output Function	Output Functions of the SAU and UARTA ^{Note 2}	Output Functions other than those of the SAU and UARTA ^{Note 3}
Port-pins output function	—	Output is high (1)	Output is low (0)
Output functions of the SAU and UARTA ^{Note 2}	High (1)	Output is high (1)	Output is low (0)
Output functions other than those of the SAU and UARTA ^{Note 3}	Low (0)	Don't care	Output is low (0) ^{Note 1}

Note 1. The output of the multiplexed functions which are not in use must be set to the low level (0) because two or more output functions other than the SAU and UARTA may be multiplexed on the same pin. The output of the multiplexed functions which are not in use must be set to the high level (1) because two or more output functions other than the SAU and UARTA may be multiplexed on the same pin. For details on the setting method, see **4.5.2 Register settings for alternate function whose output function is not used.**

Note 2. This excludes the clock outputs from the UARTA.

Note 3. This includes the clock outputs from the UARTA.

4.5.2 Register settings for alternate function whose output function is not used

When the output of an alternate function of the pin is not used, the following settings should be made. Note that when the peripheral I/O redirection function is applicable to an alternate function, the output can be switched to another pin by setting the peripheral I/O redirection register (PIOR). This allows usage of the port function or other alternate function assigned to the target pin.

- (1) SOp = 1, TxDq = 1 (settings when the serial output (SOp/TxDq) of SAU is not used)

When the serial output (SOp/TxDq) is not used, such as a case in which only the serial input of SAU is used, set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled) and set the SOMn bit in serial output register m (SOM) to 1 (high). When SOp and TxDq pins are to be used for the port pin functions, set the PFOE1x bits corresponding to the SOp, TxDq, and SCKp pins to 1. If a pin is to be used for a multiplexed function other than the port pin function, the corresponding PFOE1x bit can be set to 0. These are the same settings as the initial state.

- (2) SCKp = 1, SDAr = 1, SCLr = 1 (settings when channel n in SAU is not used)

When SAU is not used, set bit n (SEmn) in serial channel enable status register m (SEm) to 0 (operation stopped state), set the bit in serial output enable register m (SOEm) which corresponds to the unused output to 0 (output disabled), and set the SOMn and CKOm bits in serial output register m (SOM) to 1 (high). When SCKp, SDAr, and SCLr pins are to be used for the port pin functions, set the PFOE1x bits corresponding to the SOp, TxDq, and SCKp pins to 1. If a pin is to be used for a multiplexed function other than the port pin function, the corresponding PFOE1x bit can be set to 0. These are the same settings as the initial state.

- (3) TOMn = 0 (settings when the output of channel n in TAU is not used)

When the TOMn output of TAU is not used, set the bit in timer output enable register 0 (TOE0) which corresponds to the unused output to 0 (output disabled) and set the corresponding bit in timer output register 0 (TO0) to 0 (low). These are the same settings as the initial state. Regardless of the selection for timer output operation, a TOMn output can also be stopped by setting the PFOE0x bit corresponding to the TOMn pin to 0.

- (4) SDAAn = 0, SCLAn = 0 (setting when IICA is not used)

When IICA is not used, set the IICEn bit in IICA control register n0 (IICCTLn0) to 0 (operation stopped). This is the same setting as the initial state.

- (5) PCLBUZn = 0 (setting when clock/buzzer output is not used)

When the clock/buzzer output is not used, set the PCLOEn bit in clock output select register n (CKSn) to 0 (output disabled). This is the same setting as the initial state.

- (6) TxDAn = 1, CLKA0 = 0 (settings when the UARTA is not used)

When the UARTA is not used, set the UARTAENn, TXEAn, and RXEAn bits in operation mode setting register 0 (ASIMAn0) to 0 (operation disabled). When TxDAn and CLKA0 pins are to be used for the port pin functions, set the PFOE1x bit corresponding to the TxDAn pin to 1. These are the same settings as the initial state. Output of the CLKA0 signal from the CLKA0 pin can also be stopped by setting the PFOE1x bit corresponding to CLKA0 to 0 regardless of the selection for UARTA operation.

4.5.3 Register settings and port pin state

The correspondence between register settings and port pin state is shown in **Table 4 - 6**.

Table 4 - 6 Correspondence between Register Settings and Port Pin State

PMCAxx	PMCTxx	PMCEx	PMxx	Pxx	PUxx	CCDE0x	CCSx	Pin State
1	X	X	X	X	X	X	X	Analog input/output
0	1	X	X	X	X	X	X	Capacitance measurement
0	0	1	0	X	X	X	X	ELCL output
0	0	X	1	X	1	X	X	Pulled up
0	0	X	1	X	0	X	X	Hi-Z
0	0	0	0	1	X	X	X	High-level port output
0	0	0	0	0	X	1	000	Hi-Z
0	0	0	0	0	X	1	001 010 011 100	Output current control port
0	0	0	0	0	X	0	X	Low-level port output

4.5.4 Examples of register settings for port and alternate functions

Examples of register settings for port and alternate functions are shown in **Table 4 - 7** and **Table 4 - 8**. The registers used to control the port functions should be set as shown in **Table 4 - 7** and **Table 4 - 8**. See the following remark for legends used in **Table 4 - 7** and **Table 4 - 8**.

Remark	—:	Not supported
	×:	Don't care
	PIOR:	Peripheral I/O redirection register
	POMxx:	Port output mode registers
	PMCAxx:	Port mode control A registers
	PMCTxx:	Port mode control T registers
	PMCEx:	Port mode control E registers
	CCDE:	Output current control enable register
	CCSx:	Output current select registers
	PMxx:	Port mode registers
	Pxx:	Port output latch

Functions in parentheses can be assigned via settings in the peripheral I/O redirection register (PIOR).

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (1/17)

Pin Name	Function Used		PIOR	POMxx	PMCAxx	PMCTxx	PMCEx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O								SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P00	P00	Input	—	x	0 Note 1	—	—	1	x	x	—	√	√	√	√	√	√	√	√
		Output	—	0	0 Note 1	—	—	0	0/1	TxD1 = 1 Note 2	—								
		N-ch open drain output	—	1	0 Note 1	—	—	0	0/1										
	ANI17	Analog input	—	x	1	—	—	1	x	x	—	√	√	—	—	—	—	—	—
	EI00	Input	—	x	0 Note 1	—	—	1	x	x	—	√	√	√	√	√	√	√	√
	TI00	Input	—	x	0 Note 1	—	—	1	x	x	—	√	√	√	√	√	√	√	√
	TxD1	Output	—	0/1	0 Note 1	—	—	0	1	x	—	√	√	√	√	√	√	—	—
P01	P01	Input	—	—	0 Note 1	—	0	1	x	—	x	√	√	√	√	√	√	√	√
		Output	—	—	0 Note 1	—	0	0	0/1	—	TO00 = 0								
	ANI16	Analog input	—	—	1	—	0	1	x	—	x	√	√	—	—	—	—	—	—
	EI01	Input	—	—	0 Note 1	—	0	1	x	—	x	√	√	√	√	√	√	√	√
	EO01	Output	—	—	0 Note 1	—	1	0	x	—	—	√	√	√	√	√	√	√	√
	TO00	Output	—	—	0 Note 1	—	0	0	0	—	x	√	√	√	√	√	√	√	√
	RxD1	Input	—	—	0 Note 1	—	0	1	x	—	x	√	√	√	√	√	√	—	—
P02	P02	Input	—	x	0	—	—	1	x	x	—	—	—	—	—	—	—	√	√
		Output	—	0	0	—	—	0	0/1	TxD1/ SO10 = 1 Note 3	—								
		N-ch open drain output	—	1	0	—	—	0	0/1										
	ANI17	Analog input	—	x	1	—	—	1	x	x	—	—	—	—	—	—	—	√	√
	TxD1	Output	—	0/1	0	—	—	0	1	x	—	—	—	—	—	—	—	√	√
	SO10	Output	—	0/1	0	—	—	0	1	x	—	—	—	—	—	—	—	—	√
P03	P03	Input	—	x	0	—	—	1	x	x	—	—	—	—	—	—	—	√	√
		Output	—	0	0	—	—	0	0/1	SDA10 = 1 Note 3	—								
		N-ch open drain output	—	1	0	—	—	0	0/1										
	ANI16	Analog input	—	x	1	—	—	1	x	x	—	—	—	—	—	—	—	√	√
	SI10	Input	—	x	0	—	—	1	x	x	—	—	—	—	—	—	—	—	√
	RxD1	Input	—	x	0	—	—	1	x	x	—	—	—	—	—	—	—	√	√
	SDA10	I/O	—	1	0	—	—	0	1	x	—	—	—	—	—	—	—	—	√

Note 1. This setting is only applicable in the 30- and 32-pin products.

Note 2. This setting is only applicable in the 30- to 48-pin products.

Note 3. This setting is only applicable in the 64-pin products.

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (2/17)

Pin Name	Function Used		PIOR	POMxx	PMCAXx	PMCTxx	PMCEx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O								SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P04	P04	Input	—	x	—	—	—	1	x	x	—	—	—	—	—	—	—	—	√
		Output	—	0	—	—	—	0	0/1	SCK10/ SCL10 = 1	—	—	—	—	—	—	—	—	√
		N-ch open drain output	—	1	—	—	—	0	0/1		—	—	—	—	—	—	—	—	√
	SCK10	Input	—	x	—	—	—	1	x	x	—	—	—	—	—	—	—	—	√
		Output	—	0/1	—	—	—	0	1	x	—	—	—	—	—	—	—	—	√
	SCL10	Output	—	0/1	—	—	—	0	1	x	—	—	—	—	—	—	—	—	√
P05	P05	Input	—	—	—	0	—	1	x	—	x	—	—	—	—	—	—	—	√
		Output	—	—	—	0	—	0	0/1	—	TO05 = 0	—	—	—	—	—	—	—	√
	TS10	I/O	—	—	—	1	—	1	x	—	x	—	—	—	—	—	—	—	√
	TI05	Input	PIOR0 = 0	—	—	0	—	1	x	—	x	—	—	—	—	—	—	—	√
	TO05	Output	PIOR0 = 0	—	—	0	—	0	0	—	x	—	—	—	—	—	—	—	√
P06	P06	Input	—	—	—	0	—	1	x	—	x	—	—	—	—	—	—	—	√
		Output	—	—	—	0	—	0	0/1	—	TO06 = 0 CLKA0 = 0	—	—	—	—	—	—	—	√
	TS11	I/O	—	—	—	1	—	1	x	—	x	—	—	—	—	—	—	—	√
	TI06	Input	PIOR0 = 0	—	—	0	—	1	x	—	x	—	—	—	—	—	—	—	√
	TO06	Output	PIOR0 = 0	—	—	0	—	0	0	—	CLKA0 = 0	—	—	—	—	—	—	—	√
	CLKA0	Output	—	—	—	0	—	0	0	—	TO06 = 0	—	—	—	—	—	—	—	√

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (3/17)

Pin Name	Function Used		PIOR	POMxx	PMCAxx	PMCEx	CCDE	CCSx	PMxx	Px	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P10	P10	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SCK00/ SCL00 = 1	(TO07) = 0								
		N-ch open drain output	—	1	—	0	—	—	0	0/1										
	EI10	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	EO10	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√
	SCK00	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
		Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	(TO07) = 0	√	√	√	√	√	√	√	√
	SCL00	Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	(TO07) = 0	√	√	√	√	√	√	√	√
	(TI07)	Input	PIOR0 = 1	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	(TO07)	Output	PIOR0 = 1	0	—	0	—	—	0	0	x	x	√	√	√	√	√	√	√	√
P11	P11	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SDA00 = 1	(TO06) = 0	√	√	√	√	√	√	√	√
		N-ch open drain output	—	1	—	0	—	—	0	0/1										
	EI11	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	EO11	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√
	SI00	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	RxD0	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	SDA00	I/O	PIOR1 = 0	1	—	0	—	—	0	1	x	(TO06) = 0	√	√	√	√	√	√	√	√
	(TI06)	Input	PIOR0 = 1	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	(TO06)	Output	PIOR0 = 1	0	—	0	—	—	0	0	x	x	√	√	√	√	√	√	√	√
P12	P12	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SO00/ TxD0 = 1	(TO05) = 0								
		N-ch open drain output	—	1	—	0	—	—	0	0/1										
	EI12	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	EO12	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√
	SO00	Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	(TO05) = 0	√	√	√	√	√	√	√	√
	TxD0	Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	(TO05) = 0	√	√	√	√	√	√	√	√
	(INTP5)	Input	PIOR4 = 1	x	—	0	—	—	1	x	x	x	—	—	—	—	—	—	—	√
	(TI05)	Input	PIOR0 = 1	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	(TO05)	Output	PIOR0 = 1	0	—	0	—	—	0	0	x	x	√	√	√	√	√	√	√	√

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (4/17)

Pin Name	Function Used		PIOR	POMxx	PMCAXx	PMCEX	CCDE	CCSx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P13	P13	Input	—	x	0	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	0	0	0	—	—	0	0/1	TxD2/ SO20 = 1	(TO04) = 0 (SDAA0) = 0								
		N-ch open drain output	—	1	0	0	—	—	0	0/1										
	EO13	Output	—	0/1	0	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√
	TxD2	Output	PIOR1 = 0	0/1	0	0	—	—	0	1	x	(TO04) = 0 (SDAA0) = 0	√	√	√	√	√	√	√	√
	SO20	Output	PIOR1 = 0	0/1	0	0	—	—	0	1	x	(TO04) = 0 (SDAA0) = 0	√	√	√	√	√	√	√	√
	(SDAA0)	I/O	PIOR2 = 1	1	0	0	—	—	0	0	x	(TO04) = 0	√	√	√	√	√	√	√	√
	(TI04)	Input	PIOR0 = 1	x	0	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	(TO04)	Output	PIOR0 = 1	0	0	0	—	—	0	0	x	(SDAA0) = 0	√	√	√	√	√	√	√	√
P14	P14	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SDA20 = 1	VCOUT1 = 0 (TO03) = 0 (SCLA0) = 0								
		N-ch open drain output	—	1	—	0	—	—	0	0/1										
	EO14	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√
	VCOUT1	Output	—	0	—	0	—	—	0	0	x	(TO03) = 0 (SCLA0) = 0	√	√	√	√	√	√	√	√
	RxD2	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	SI20	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	SDA20	I/O	PIOR1 = 0	1	—	0	—	—	0	1	x	VCOUT1 = 0 (TO03) = 0 (SCLA0) = 0	√	√	√	√	√	√	√	√
	(SCLA0)	I/O	PIOR2 = 1	1	—	0	—	—	0	0	x	VCOUT1 = 0 (TO03) = 0	√	√	√	√	√	√	√	√
P15	P15	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SCK20/ SCL20 = 1	PCLBUZ1 = 0 ^{Note} (TO02) = 0								
		N-ch open drain output	—	1	—	0	—	—	0	0/1										
	EO15	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√
	PCLBUZ1	Output	—	0	—	0	—	—	0	0	x	(TO02) = 0	√	√	√	√	√	√	√	—
	SCK20	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
		Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	PCLBUZ1 = 0 ^{Note} (TO02) = 0	√	√	√	√	√	√	√	√
	SCL20	Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	PCLBUZ1 = 0 ^{Note} (TO02) = 0	√	√	√	√	√	√	√	√
	(TI02)	Input	PIOR0 = 1	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√
	(TO02)	Output	PIOR0 = 1	0	—	0	—	—	0	0	x	PCLBUZ1 = 0 ^{Note}	√	√	√	√	√	√	√	√

Note This setting is only applicable in the 30- to 52-pin products.

<R> Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (5/17)

Pin Name	Function Used		PIOR	POMxx	PMCAxx	PMCEx	CODE	CCSx	PMxx	Px	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P16	P16	Input	—	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	—	—	0	CCDE00 = 0	CCS0x = xxx	0	0/1	x	TO01 = 0								
	CCD00	Output	—	—	—	0	CCDE00 = 1	CCS0x = 001 to 011	0	0	x	TO01 = 0	√	√	√	√	√	√	√	√
	EO16	Output	—	—	—	1	CCDE00 = 0	CCS0x = xxx	0	x	x	x	√	√	√	√	√	√	√	√
	TI01	Input	—	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	x	x	√	√	√	√	√	√	√	√
	TO01	Output	—	—	—	0	CCDE00 = 0	CCS0x = xxx	0	0	x	x	√	√	√	√	√	√	√	√
	INTP5	Input	PIOR4 = 0 Note	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	x	x	√	√	√	√	√	√	√	√
	(SI00)	Input	PIOR1 = 1	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	x	x	—	—	—	—	—	—	—	√
	(RxD0)	Input	PIOR1 = 1	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	x	x	√	√	√	√	√	√	√	√
P17	P17	Input	—	x	—	0	CCDE01 = 0	CCS0x = xxx	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	0	—	0	CCDE01 = 0	CCS0x = xxx	0	0/1	(TxD0) = 1 (SO00) = 1 Note	TO02 = 0								
		N-ch open drain output	—	1	—	0	CCDE01 = 0	CCS0x = xxx	0	0/1										
	CCD01	Output	—	0/1	—	0	CCDE01 = 1	CCS0x = 001 to 011	0	0	x	TO02 = 0	√	√	√	√	√	√	√	√
	EO17	Output	—	0/1	—	1	CCDE01 = 0	CCS0x = xxx	0	x	x	x	√	√	√	√	√	√	√	√
	TI02	Input	PIOR0 = 0	x	—	0	CCDE01 = 0	CCS0x = xxx	1	x	x	x	√	√	√	√	√	√	√	√
	TO02	Output	PIOR0 = 0	0	—	0	CCDE01 = 0	CCS0x = xxx	0	0	x	x	√	√	√	√	√	√	√	√
	(TxD0)	Output	PIOR1 = 1	0/1	—	0	CCDE01 = 0	CCS0x = xxx	0	1	x	TO02 = 0	√	√	√	√	√	√	√	√
	(SO00)	Output	PIOR1 = 1	0/1	—	0	CCDE01 = 0	CCS0x = xxx	0	1	x	TO02 = 0	—	—	—	—	—	—	—	√

Note This setting is only applicable in the 64-pin products.

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (6/17)

Pin Name	Function Used		PMCAxx	PMxx	Pxx	30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O											
P20	P20	Input	0	1	x	√	√	√	√	√	√	√	√
		Output	0	0	0/1								
	ANI0	Analog input	1	1	x	√	√	√	√	√	√	√	√
	AVREFP	Reference voltage	1	1	x	√	√	√	√	√	√	√	√
	EI20	Input	0	1	x	√	√	√	√	√	√	√	√
P21	P21	Input	0	1	x	√	√	√	√	√	√	√	√
		Output	0	0	0/1								
	ANI1	Analog input	1	1	x	√	√	√	√	√	√	√	√
	AVREFM	Reference voltage	1	1	x	√	√	√	√	√	√	√	√
	EI21	Input	0	1	x	√	√	√	√	√	√	√	√
P22	P22	Input	0	1	x	√	√	√	√	√	√	√	√
		Output	0	0	0/1								
	ANI2	Analog input	1	1	x	√	√	√	√	√	√	√	√
	ANO0	Analog output	1	1	x	√	√	√	√	√	√	√	√
	EI22	Input	0	1	x	√	√	√	√	√	√	√	√
P23	P23	Input	0	1	x	√	√	√	√	√	√	√	√
		Output	0	0	0/1								
	ANI3	Analog input	1	1	x	√	√	√	√	√	√	√	√
	ANO1	Analog output	1	1	x	√	√	√	√	√	√	√	√
	IVREF0	Analog input	1	1	x	√	√	√	√	√	√	√	√
P24	P24	Input	0	1	x	—	—	√	√	√	√	√	√
		Output	0	0	0/1								
	ANI4	Analog input	1	1	x	—	—	√	√	√	√	√	√
P25	P25	Input	0	1	x	—	—	√	√	√	√	√	√
		Output	0	0	0/1								
	ANI5	Analog input	1	1	x	—	—	√	√	√	√	√	√
P26	P26	Input	0	1	x	—	—	—	√	√	√	√	√
		Output	0	0	0/1								
	ANI6	Analog input	1	1	x	—	—	—	√	√	√	√	√
P27	P27	Input	0	1	x	—	—	—	—	√	√	√	√
		Output	0	0	0/1								
	ANI7	Analog input	1	1	x	—	—	—	—	√	√	√	√

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (7/17)

Pin Name	Function Used		PIOR	PMCTxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O					SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P30	P30	Input	—	0	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	0	0	0/1	SCK11/SCL11 = 1	VCOUT0 = 0 RTC1HZ = 0								
	TSCAP	I/O	—	1	1	x	x	x	√	√	√	√	√	√	√	√
	EI30	Input	—	0	1	x	x	x	√	√	√	√	√	√	√	√
	VCOUT0	Output	—	0	0	0	x	RTC1HZ = 0	√	√	√	√	√	√	√	√
	INTP3	Input	—	0	1	x	x	x	√	√	√	√	√	√	√	√
	RTC1HZ	Output	—	0	0	0	x	VCOUT0 = 0	√	√	√	√	√	√	√	√
	SCK11	Input	—	0	1	x	x	x	√	√	√	√	√	√	√	√
		Output	—	0	0	1	x	VCOUT0 = 0 RTC1HZ = 0	√	√	√	√	√	√	√	√
	SCL11	Output	—	0	0	1	x	VCOUT0 = 0 RTC1HZ = 0	√	√	√	√	√	√	√	√
P31	P31	Input	—	0	1	x	—	x	√	√	√	√	√	√	√	√
		Output	—	0	0	0/1	—	TO03 = 0 PLCBUZ0 = 0 ^{Note 1} (PCLBUZ0) = 0 ^{Note 2}								
	TS01	I/O	—	1	1	x	x	x	√	√	√	√	√	√	√	√
	EI31	Input	—	0	1	x	—	x	√	√	√	√	√	√	√	√
	TI03	Input	PIOR0 = 0	0	1	x	—	x	√	√	√	√	√	√	√	√
	TO03	Output	PIOR0 = 0	0	0	0	—	PLCBUZ0 = 0 ^{Note 1} (PCLBUZ0) = 0 ^{Note 2}	√	√	√	√	√	√	√	√
	INTP4	Input	—	0	1	x	—	x	√	√	√	√	√	√	√	√
	PCLBUZ0	Output	—	0	0	0	—	TO03 = 0	√	√	√	√	√	—	—	—
	(PCLBUZ0)	Output	PIOR3 = 1	0	0	0	—	TO03 = 0	—	—	—	—	—	√	√	√

Note 1. This setting is only applicable in the 30- to 44-pin products.

Note 2. This setting is only applicable in the 48- to 64-pin products.

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (8/17)

Pin Name	Function Used		PIOR	POMxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O					SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P40	P40	Input	—	—	1	x	—	—	√	√	√	√	√	√	√	√
		Output	—	—	0	0/1	—	—								
P41	P41	Input	—	—	1	x	—	x	—	—	—	—	√	√	√	√
		Output	—	—	0	0/1	—	TO07 = 0								
	RxDA1	Input	—	—	1	x	—	x	—	—	—	—	√	√	√	√
	TI07	Input	PIOR0 = 0	—	1	x	—	x	—	—	—	—	√	√	√	√
	TO07	Output	PIOR0 = 0	—	0	0	—	x	—	—	—	—	√	√	√	√
P42	P42	Input	—	x	1	x	x	x	—	—	—	—	—	—	—	√
		Output	—	0	0	0/1	TxDA1 = 1	TO04 = 0	—	—	—	—	—	—	—	√
		N-ch open drain output	—	1	0	0/1			—	—	—	—	—	—	—	√
	TxDA1	Output	—	0/1	0	1	x	TO04 = 0	—	—	—	—	—	—	—	√
	TI04	Input	PIOR0 = 0	x	1	x	x	x	—	—	—	—	—	—	—	√
	TO04	Output	PIOR0 = 0	0	0	0	x	x	—	—	—	—	—	—	—	√
P43	P43	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	√
		Output	—	—	0	0/1	—	CLKA1 = 0	—	—	—	—	—	—	—	√
	CLKA1	Output	—	—	0	0	—	x	—	—	—	—	—	—	—	√

<R> Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (9/17)

Pin Name	Function Used		PIOR	POMxx	PMCTxx	PMCEX	CCDE	CCSx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P50	P50	Input	—	x	0	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√
		Output	—	0	0	0	CCDE03 = 0	CCS0x = xxx	0	0/1	SDA11 = 1	—								
		N-ch open drain output	—	1	0	0	CCDE03 = 0	CCS0x = xxx	0	0/1										
	TS00	I/O	—	x	1	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√
	EI50	Input	—	x	0	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√
	EO50	Output	—	0/1	0	1	CCDE03 = 0	CCS0x = xxx	0	x	x	—	√	√	√	√	√	√	√	√
	CCD03	Output	—	0/1	0	0	CCDE03 = 1	CCS0x = 001 to 011	0	0	x	—	√	√	√	√	√	√	√	√
	INTP1	Input	—	x	0	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√
	SI11	Input	—	x	0	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√
P51	P51	Input	—	—	—	0	CCDE02 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√
		Output	—	—	—	0	CCDE02 = 0	CCS0x = xxx	0	0/1	SO11 = 1	—								
	EI51	Input	—	—	—	0	CCDE02 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√
	EO51	Output	—	—	—	1	CCDE02 = 0	CCS0x = xxx	0	x	x	—	√	√	√	√	√	√	√	√
	CCD02	Output	—	—	—	0	CCDE02 = 1	CCS0x = 001 to 011	0	0	x	—	√	√	√	√	√	√	√	√
	INTP2	Input	—	—	—	0	CCDE02 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√
	SO11	Output	—	—	—	0	CCDE02 = 0	CCS0x = xxx	0	1	x	—	√	√	√	√	√	√	√	√
P52	P52	Input	—	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	√
		Output	—	—	—	—	—	—	0	0/1	—	—								
	(INTP10)	Input	PIOR1 = 1	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	√

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (10/17)

Pin Name	Function Used		PIOR	POMxx	PMCTxx	PMCEx	CCDE	CCSx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P53	P53	Input	—	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	√
		Output	—	—	—	—	—	—	0	0/1	—	—	—	—	—	—	—	—	—	√
	(INTP11)	Input	PIOR1 = 1	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	√
P54	P54	Input	—	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	√
		Output	—	—	—	—	—	—	0	0/1	—	—	—	—	—	—	—	—	—	√
P55	P55	Input	—	x	—	—	—	—	1	x	x	x	—	—	—	—	—	—	—	√
		Output	—	0	—	—	—	—	0	0/1	(SCK00) = 1	(PCLBUZ1) = 0	—	—	—	—	—	—	—	√
		N-ch open drain output	—	1	—	—	—	—	0	0/1										
	(PCLBUZ1)	Output	PIOR4 = 1	0	—	—	—	—	0	0	x	x	—	—	—	—	—	—	—	√
	(SCK00)	Input	PIOR1 = 1	x	—	—	—	—	1	x	x	x	—	—	—	—	—	—	—	√
		Output	PIOR1 = 1	0/1	—	—	—	—	0	1	x	(PCLBUZ1) = 0	—	—	—	—	—	—	—	√

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (11/17)

Pin Name	Function Used		PIOR	PMCEX	CCDE	CCSX	PMXX	PXX	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O							SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P60	P60	Input	—	0	CCDE04 = 0	CCS4x = 000	1	x	—	x	√	√	√	√	√	√	√	√
		N-ch open drain output (6-V tolerance)	—	0	CCDE04 = 0	CCS4x = 000	0	0/1	—	SCLA0 = 0								
	EO60	Output	—	1	CCDE04 = 0	CCS4x = 000	0	x	—	x	√	√	√	√	√	√	√	√
	CCD04	Output	—	0	CCDE04 = 1	CCS4x = 001 to 100	0	0	—	SCLA0 = 0	√	√	√	√	√	√	√	√
	SCLA0	I/O	PIOR2 = 0	0	CCDE04 = 0	CCS4x = 000	0	0	—	x	√	√	√	√	√	√	√	√
P61	P61	Input	—	0	CCDE05 = 0	CCS5x = 000	1	x	—	x	√	√	√	√	√	√	√	√
		N-ch open drain output (6-V tolerance)	—	0	CCDE05 = 0	CCS5x = 000	0	0/1	—	SDAA0 = 0								
	EO61	Output	—	1	CCDE05 = 0	CCS5x = 000	0	x	—	x	√	√	√	√	√	√	√	√
	CCD05	Output	—	0	CCDE05 = 1	CCS5x = 001 to 100	0	0	—	SDAA0 = 0	√	√	√	√	√	√	√	√
	SDAA0	I/O	PIOR2 = 0	0	CCDE05 = 0	CCS5x = 000	0	0	—	x	√	√	√	√	√	√	√	√
P62	P62	Input	—	—	CCDE06 = 0	CCS6x = 000	1	x	—	x	—	√	√	√	√	√	√	√
		N-ch open drain output (6-V tolerance)	—	—	CCDE06 = 0	CCS6x = 000	0	0/1	—	SCLA1 = 0 ^{Note}								
	CCD06	Output	—	—	CCDE06 = 1	CCS6x = 001 to 100	0	0	—	SCLA1 = 0 ^{Note}	—	√	√	√	√	√	√	√
	SCLA1	I/O	—	—	CCDE06 = 0	CCS6x = 000	0	0	—	x	—	—	—	√	√	√	√	√
P63	P63	Input	—	—	CCDE07 = 0	CCS7x = 000	1	x	—	x	—	—	—	√	√	√	√	√
		N-ch open drain output (6-V tolerance)	—	—	CCDE07 = 0	CCS7x = 000	0	0/1	—	SDAA1 = 0 ^{Note}								
	CCD07	Output	—	—	CCDE07 = 1	CCS7x = 001 to 100	0	0	—	SDAA1 = 0 ^{Note}	—	—	—	√	√	√	√	√
	SDAA1	I/O	—	—	CCDE07 = 0	CCS7x = 000	0	0	—	x	—	—	—	√	√	√	√	√

Note This setting is only applicable in the 44- to 64-pin products.

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (12/17)

Pin Name	Function Used		PIOR	POMxx	PIMCTxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O						SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P70	P70	Input	—	—	0	1	x	x	—	—	√	√	√	√	√	√	√
		Output	—	—	0	0	0/1	SCK21/SCL21 = 1 Note 1	—	—	—	—	—	—	—	—	—
	TS02	I/O	—	—	1	1	x	x	—	—	√	√	√	√	√	√	√
	RIN0	Input	—	—	0	1	x	x	—	—	√	√	√	√	√	√	√
	KR0	Input	—	—	0	1	x	x	—	—	—	—	√	√	√	√	√
	SCK21	Input	—	—	0	1	x	x	—	—	—	√	√	√	√	√	√
		Output	—	—	0	0	1	x	—	—	—	√	√	√	√	√	√
P71	P71	Input	—	x	0	1	x	x	—	—	—	√	√	√	√	√	√
		Output	—	0	0	0	0/1	SDA21 = 1	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	0	0	0/1			—	—	—	—	—	—	—	—
	TS03	I/O	—	x	1	1	x	x	—	—	—	√	√	√	√	√	√
	KR1	Input	—	x	0	1	x	x	—	—	—	—	√	√	√	√	√
	SI21	Input	—	x	0	1	x	x	—	—	—	√	√	√	√	√	√
	SDA21	I/O	—	1	0	0	1	x	—	—	—	√	√	√	√	√	√
P72	P72	Input	—	x	0	1	x	x	—	—	—	√	√	√	√	√	√
		Output	—	0	0	0	0/1	SO21 = 1 TxDA0 = 1	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	0	0	0/1			—	—	—	—	—	—	—	—
	TS04	I/O	—	x	1	1	x	x	—	—	—	√	√	√	√	√	√
	KR2	Input	—	x	0	1	x	x	—	—	—	—	√	√	√	√	√
	SO21	Output	—	0/1	0	0	1	TxDA0 = 1	—	—	—	√	√	√	√	√	√
	TxDA0	Output	—	0/1	0	0	1	SO21 = 1	—	—	—	√	√	√	√	√	√
P73	P73	Input	—	—	0	1	x	x	—	—	—	—	√	√	√	√	√
		Output	—	—	0	0	0/1	SO01 = 1 Note 2	—	—	—	—	—	—	—	—	—
	TS05	I/O	—	—	1	1	x	x	—	—	—	—	√	√	√	√	√
	KR3	Input	—	—	0	1	x	x	—	—	—	—	√	√	√	√	√
	SO01	Output	—	—	0	0	1	x	—	—	—	—	—	—	√	√	√

Note 1. This setting is only applicable in the 36- to 64-pin products.

Note 2. This setting is only applicable in the 48- to 64-pin products.

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (13/17)

Pin Name	Function Used		PIOR	POMxx	PMCTxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O						SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P74	P74	Input	—	x	0	1	x	x	—	—	—	—	—	—	√	√	√
		Output	—	0	0	0	0/1	SDA01 = 1	—	—	—	—	—	—	√	√	√
		N-ch open drain output	—	1	0	0	0/1										
	TS06	I/O	—	x	1	1	x	x	—	—	—	—	—	—	√	√	√
	KR4	Input	—	x	0	1	x	x	—	—	—	—	—	—	√	√	√
	INTP8	Input	—	x	0	1	x	x	—	—	—	—	—	—	√	√	√
	SI01	Input	—	x	0	1	x	x	—	—	—	—	—	—	√	√	√
	SDA01	I/O	—	1	0	0	1	x	—	—	—	—	—	—	√	√	√
P75	P75	Input	—	—	0	1	x	x	—	—	—	—	—	—	√	√	√
		Output	—	—	0	0	0/1	SCK01/SCL01 = 1	—	—	—	—	—	—	√	√	√
	TS07	I/O	—	—	1	1	x	x	—	—	—	—	—	—	√	√	√
	KR5	Input	—	—	0	1	x	x	—	—	—	—	—	—	√	√	√
	INTP9	Input	—	—	0	1	x	x	—	—	—	—	—	—	√	√	√
	SCK01	Input	—	—	0	1	x	x	—	—	—	—	—	—	√	√	√
		Output	—	—	0	0	1	x	—	—	—	—	—	—	√	√	√
	SCL01	Output	—	—	0	0	1	x	—	—	—	—	—	—	√	√	√
P76	P76	Input	—	—	0	1	x	—	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0	0/1	—	—	—	—	—	—	—	—	—	—
	TS08	I/O	—	—	1	1	x	—	—	—	—	—	—	—	—	√	√
	KR6	Input	—	—	0	1	x	—	—	—	—	—	—	—	—	√	√
	INTP10	Input	PIOR1 = 0	—	0	1	x	—	—	—	—	—	—	—	—	√	√
	(RxD2)	Input	PIOR1 = 1	—	0	1	x	—	—	—	—	—	—	—	—	√	√
P77	P77	Input	—	—	0	1	x	x	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0	0/1	(TxD2) = 1	—	—	—	—	—	—	—	—	—
	TS09	I/O	—	—	1	1	x	x	—	—	—	—	—	—	—	√	√
	KR7	Input	—	—	0	1	x	x	—	—	—	—	—	—	—	√	√
	INTP11	Input	PIOR1 = 0	—	0	1	x	x	—	—	—	—	—	—	—	√	√
	(TxD2)	Output	PIOR1 = 1	—	0	0	1	x	—	—	—	—	—	—	—	√	√

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (14/17)

Pin Name	Function Used		POMxx	PMCAXx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O					SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P120	P120	Input	x	0	1	x	x	—	√	√	√	√	√	√	√	√
		Output	0	0	0	0/1	TxDA1 = 1	—								
		N-ch open drain output	1	0	0	0/1										
	ANI19	Analog input	x	1	1	x	x	—	√	√	√	√	√	√	√	√
	IVCMP1	Analog input	x	1	1	x	x	—	√	√	√	√	√	√	√	√
	EI120	Input	x	0	1	x	x	—	√	√	√	√	√	√	√	√
	TxDA1	Output	0/1	0	0	1	x	—	—	—	—	—	√	√	√	—

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (15/17)

Pin Name	Function Used		CMC		PMxx	Pxx	30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O	EXCLK, OSCSEL, EXCLKS, OSCSELS	XTSEL										
P121	P121	Input	00 xx / 10 xx / 11 xx	0	1	×	√	√	√	√	√	√	√	√
			xx 00 / xx 10 / xx 11	1Note										
		Output	00 xx / 10 xx / 11 xx	0	0	0/1								
			xx 00 / xx 10 / xx 11	1Note										
	EI121	Input	00 xx / 10 xx / 11 xx	0	1	×								
			xx 00 / xx 10 / xx 11	1Note										
	VBAT	Input	00 xx / 10 xx / 11 xx	0	0	1	—	—	—	√	√	√	√	√
	X1	—	01 xx	0	1	×	√	√	√	√	√	√	√	√
	XT1	—	xx 01	1	1	×	√	√	√	—	—	—	—	—
P122	P122	Input	00 xx / 10 xx	0	1	×	√	√	√	√	√	√	√	√
			xx 00 / xx 10	1Note										
		Output	00 xx / 10 xx	0	0	0/1								
			xx 00 / xx 10	1Note										
	EI122	Input	00 xx / 10 xx	0	1	×								
			xx 00 / xx 10	1Note										
	X2	—	01 xx	0	1	×	√	√	√	√	√	√	√	√
	XT2	—	xx 01	1	1	×	√	√	√	—	—	—	—	—
	EXCLK	Input	11 xx	0	1	×	√	√	√	√	√	√	√	√
	EXCLKS	Input	xx 11	1	1	×	√	√	√	—	—	—	—	—
P123	P123	Input	xx 00 / xx 10 / xx11	0	—	×	—	—	—	√	√	√	√	√
	XT1	—	xx 01	0	—	×	—	—	—	√	√	√	√	√
P124	P124	Input	xx 00 / xx 10	0	—	×	—	—	—	√	√	√	√	√
	XT2	—	xx 01	0	—	×	—	—	—	√	√	√	√	√
	EXCLKS	Input	xx 11	0	—	×	—	—	—	√	√	√	√	√

Note This setting is only applicable in the 30- to 36-pin products.

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (16/17)

Pin Name	Function Used		PMxx	Pxx	30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O										
P130	P130	Output	—	0/1	—	—	—	—	—	√	√	√
P137	P137	Input	—	x	√	√	√	√	√	√	√	√
	EI137	Input	—	x	√	√	√	√	√	√	√	√
	INTP0	Input	—	x	√	√	√	√	√	√	√	√

Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) (17/17)

Pin Name	Function Used		PIOR	POMxx	PMCAxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin
	Function Name	I/O						SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)								
P140	P140	Input	—	—	—	1	x	—	x	—	—	—	—	—	√	√	√
		Output	—	—	—	0	0/1	—	PCLBUZ0 = 0	—	—	—	—	—	√	√	√
	PCLBUZ0	Output	PIOR3 = 0	—	—	0	0	—	x	—	—	—	—	—	√	√	√
	INTP6	Input	—	—	—	1	x	—	x	—	—	—	—	—	√	√	√
P141	P141	Input	—	—	—	1	x	—	x	—	—	—	—	—	—	—	√
		Output	—	—	—	0	0/1	—	PCLBUZ1 = 0	—	—	—	—	—	—	—	√
	PCLBUZ1	Output	PIOR4 = 0	—	—	0	0	—	x	—	—	—	—	—	—	—	√
	INTP7	Input	—	—	—	1	x	—	x	—	—	—	—	—	—	—	√
P146	P146	Input	—	—	—	1	x	—	—	—	—	—	—	√	√	√	√
		Output	—	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—
P147	P147	Input	—	—	0	1	x	—	—	√	√	√	√	√	√	√	√
		Output	—	—	0	0	0/1	—	—	—	—	—	—	—	—	—	—
	ANI18	Analog input	—	—	1	1	x	—	—	√	√	√	√	√	√	√	√
	IVCMP0	Analog input	—	—	1	1	x	—	—	√	√	√	√	√	√	√	√
	EI147	Input	—	—	0	1	x	—	—	√	√	√	√	√	√	√	√

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (1/21)

Pin Name	Function Used		PIOR	POMxx	PMCAXx	PMCTxx	PMCEx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O								SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P00	P00	Input	—	x	0Note 1	0	—	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√
		Output	—	0	0Note 1	0	—	0	0/1	TxD1 = 1 Note 2	—											
		N-ch open drain output	—	1	0Note 1	0	—	0	0/1													
	ANI17	Analog input	—	x	1	0	—	1	x	x	—	√	√	—	—	—	—	—	—	—	—	—
	TS26	I/O	—	x	0Note 1	1	—	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√
	EI00	Input	—	x	0Note 1	0	—	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√
	TI00	Input	—	x	0Note 1	0	—	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√
	TxD1	Output	—	0/1	0Note 1	0	—	0	1	x	—	√	√	√	√	√	√	—	—	—	—	—
P01	P01	Input	—	—	0Note 1	0	0	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	—	0Note 1	0	0	0	0/1	—	TO00 = 0											
	ANI16	Analog input	—	—	1	0	0	1	x	—	x	√	√	—	—	—	—	—	—	—	—	—
	TS27	I/O	—	—	0Note 1	1	0	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	EI01	Input	—	—	0Note 1	0	0	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	EO01	Output	—	—	0Note 1	0	1	0	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	TO00	Output	—	—	0Note 1	0	0	0	0	—	x	√	√	√	√	√	√	√	√	√	√	√
	RxD1	Input	—	—	0Note 1	0	0	1	x	—	x	√	√	√	√	√	√	—	—	—	—	—
P02	P02	Input	—	x	0	0	—	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
		Output	—	0	0	0	—	0	0/1	TxD1 = 1 SO10 = 1 Note 4	—											
		N-ch open drain output	—	1	0	0	—	0	0/1													
	ANI17	Analog input	—	x	1	0	—	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	TS28	Output	—	x	0	1	—	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	TxD1	Output	PIOR5 = 0 Note 3	0/1	0	0	—	0	1	x	—	—	—	—	—	—	√	√	√	√	√	√
	SO10	Output	PIOR5 = 0 Note 3	0/1	0	0	—	0	1	x	—	—	—	—	—	—	√	√	√	√	√	√
P03	P03	Input	—	x	0	0	—	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
		Output	—	0	0	0	—	0	0/1	SDA10 = 1 Note 4	—											
		N-ch open drain output	—	1	0	0	—	0	0/1													
	ANI16	Analog input	—	x	1	0	—	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	TS29	Output	—	x	0	1	—	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	SI10	Input	PIOR5 = 0 Note 3	x	0	0	—	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	RxD1	Input	PIOR5 = 0 Note 3	x	0	0	—	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
SDA10	I/O	PIOR5 = 0 Note 3	1	0	0	—	0	1	x	—	—	—	—	—	—	√	√	√	√	√	√	

Note 1. This setting is only applicable in the 30- and 32-pin products.

Note 2. This setting is only applicable in the 30- to 48-pin products.

Note 3. This setting is only applicable in the 100- and 128-pin products.

Note 4. This setting is only applicable in the 64- to 128-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (2/21)

Pin Name	Function Used		PIOR	POMxx	PMCAxx	PMCTxx	PMCEx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O								SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P04	P04	Input	—	x	—	—	—	1	x	x	—	—	—	—	—	—	—	—	√	√	√	√
		Output	—	0	—	—	—	0	0/1	SCK10/ SCL10 = 1	—	—	—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	—	—	—	0	0/1		—	—	—	—	—	—	—	—	—	—	—	—
	SCK10	Input	PIOR5 = 0 Note 1	x	—	—	—	1	x	x	—	—	—	—	—	—	—	—	√	√	√	√
		Output	PIOR5 = 0 Note 1	0/1	—	—	—	0	1	x	—	—	—	—	—	—	—	—	√	√	√	√
	SCL10	Output	PIOR5 = 0 Note 1	0/1	—	—	—	0	1	x	—	—	—	—	—	—	—	—	√	√	√	√
P05	P05	Input	—	—	—	0	—	1	x	—	x	—	—	—	—	—	—	—	√	√	√	√
		Output	—	—	—	0	—	0	0/1	—	TO05 = 0 Note 2	—	—	—	—	—	—	—	—	—	—	—
	TS10	I/O	—	—	—	1	—	1	x	—	x	—	—	—	—	—	—	—	√	√	√	√
	TI05	Input	PIOR0 = 0 Note 2	—	—	0	—	1	x	—	x	—	—	—	—	—	—	—	√	√	—	—
	TO05	Output	PIOR0 = 0 Note 2	—	—	0	—	0	0	—	x	—	—	—	—	—	—	—	√	√	—	—
P06	P06	Input	—	—	—	0	—	1	x	—	x	—	—	—	—	—	—	—	√	√	√	√
		Output	—	—	—	0	—	0	0/1	—	TO06 = 0 CLKA0 = 0 Note 2	—	—	—	—	—	—	—	—	—	—	—
	TS11	I/O	—	—	—	1	—	1	x	—	x	—	—	—	—	—	—	—	√	√	√	√
	TI06	Input	PIOR0 = 0	—	—	0	—	1	x	—	x	—	—	—	—	—	—	—	√	√	—	—
	TO06	Output	PIOR0 = 0	—	—	0	—	0	0	—	CLKA0 = 0	—	—	—	—	—	—	—	√	√	—	—
	CLKA0	Output	—	—	—	0	—	0	0	—	TO06 = 0	—	—	—	—	—	—	—	√	√	—	—
P07	P07	Input	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	—	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	—	—

Note 1. This setting is only applicable in the 100- and 128-pin products.

Note 2. This setting is only applicable in the 64- and 80-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (3/21)

Pin Name	Function Used		PIOR	POMxx	PMCAXx	PMCEX	CCDE	CCSx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P10	P10	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SCK00/ SCL00 = 1	(TO07) = 0											
		N-ch open drain output	—	1	—	0	—	—	0	0/1													
	EI10	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	EO10	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	SCK00	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	(TO07) = 0	√	√	√	√	√	√	√	√	√	√	√
	SCL00	Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	(TO07) = 0	√	√	√	√	√	√	√	√	√	√	√
	(TI07)	Input	PIOR0 = 1	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	(TO07)	Output	PIOR0 = 1	0	—	0	—	—	0	0	x	x	√	√	√	√	√	√	√	√	√	√	√
P11	P11	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SDA00 = 1	(TO06) = 0											
		N-ch open drain output	—	1	—	0	—	—	0	0/1													
	EI11	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	EO11	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	SI00	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	RxD0	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	SDA00	I/O	PIOR1 = 0	1	—	0	—	—	0	1	x	(TO06) = 0	√	√	√	√	√	√	√	√	√	√	√
	(TI06)	Input	PIOR0 = 1	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	(TO06)	Output	PIOR0 = 1	0	—	0	—	—	0	0	x	x	√	√	√	√	√	√	√	√	√	√	√
P12	P12	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SO00/ TxD0 = 1	(TO05) = 0											
		N-ch open drain output	—	1	—	0	—	—	0	0/1													
	EI12	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	EO12	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	SO00	Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	(TO05) = 0	√	√	√	√	√	√	√	√	√	√	√
	TxD0	Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	(TO05) = 0	√	√	√	√	√	√	√	√	√	√	√
	(INTP5)	Input	PIOR4 = 1	x	—	0	—	—	1	x	x	x	—	—	—	—	—	—	—	√	√	√	√
	(TI05)	Input	PIOR0 = 1	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	(TO05)	Output	PIOR0 = 1	0	—	0	—	—	0	0	x	x	√	√	√	√	√	√	√	√	√	√	√

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (4/21)

Pin Name	Function Used		PIOR	POMxx	PMCAXx	PMCEx	CCDE	CCSx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P13	P13	Input	—	x	0	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	0	0	0	—	—	0	0/1	TxD2/ SO20 = 1	(TO04) = 0 (SDAA0) = 0											
		N-ch open drain output	—	1	0	0	—	—	0	0/1													
	EO13	Output	—	0/1	0	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	TxD2	Output	PIOR1 = 0	0/1	0	0	—	—	0	1	x	(TO04) = 0 (SDAA0) = 0	√	√	√	√	√	√	√	√	√	√	√
	SO20	Output	PIOR1 = 0	0/1	0	0	—	—	0	1	x	(TO04) = 0 (SDAA0) = 0	√	√	√	√	√	√	√	√	√	√	√
	(SDAA0)	I/O	PIOR2 = 1	1	0	0	—	—	0	0	x	(TO04) = 0	√	√	√	√	√	√	√	√	√	√	√
	(TI04)	Input	PIOR0 = 1	x	0	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	(TO04)	Output	PIOR0 = 1	0	0	0	—	—	0	0	x	(SDAA0) = 0	√	√	√	√	√	√	√	√	√	√	√
	IVREF0	Analog input	—	x	1	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
P14	P14	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SDA20 = 1	VCOUT1 = 0 (TO03) = 0 (SCLA0) = 0											
		N-ch open drain output	—	1	—	0	—	—	0	0/1													
	EO14	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	VCOUT1	Output	—	0	—	0	—	—	0	0	x	(TO03) = 0 (SCLA0) = 0	√	√	√	√	√	√	√	√	√	√	√
	RxD2	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	SI20	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	SDA20	I/O	PIOR1 = 0	1	—	0	—	—	0	1	x	VCOUT1 = 0 (TO03) = 0 (SCLA0) = 0	√	√	√	√	√	√	√	√	√	√	√
	(SCLA0)	I/O	PIOR2 = 1	1	—	0	—	—	0	0	x	VCOUT1 = 0 (TO03) = 0	√	√	√	√	√	√	√	√	√	√	√
	(TI03)	Input	PIOR0 = 1	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
P15	P15	Input	—	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	0	—	0	—	—	0	0/1	SCK20/ SCL20 = 1	PCLBUZ1 = 0 Note (TO02) = 0											
		N-ch open drain output	—	1	—	0	—	—	0	0/1													
	EO15	Output	—	0/1	—	1	—	—	0	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	PCLBUZ1	Output	—	0	—	0	—	—	0	0	x	(TO02) = 0	√	√	√	√	√	√	√	√	√	√	√
	SCK20	Input	PIOR1 = 0	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	PCLBUZ1 = 0 Note (TO02) = 0	√	√	√	√	√	√	√	√	√	√	√
	SCL20	Output	PIOR1 = 0	0/1	—	0	—	—	0	1	x	PCLBUZ1 = 0 Note (TO02) = 0	√	√	√	√	√	√	√	√	√	√	√
	(TI02)	Input	PIOR0 = 1	x	—	0	—	—	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	(TO02)	Output	PIOR0 = 1	0	—	0	—	—	0	0	x	PCLBUZ1 = 0 Note	√	√	√	√	√	√	√	√	√	√	√

Note This setting is only applicable in the 30- to 52-pin products.

<R> Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (5/21)

Pin Name	Function Used		PIOR	POMxx	PMCAXx	PMCEx	CCDE	CCSx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P16	P16	Input	—	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	—	—	0	CCDE00 = 0	CCS0x = xxx	0	0/1	—	TO01 = 0											
	CCD00	Output	—	—	—	0	CCDE00 = 1	CCS0x = 001 to 011	0	0	—	TO01 = 0	√	√	√	√	√	√	√	√	√	√	√
	EO16	Output	—	—	—	1	CCDE00 = 0	CCS0x = xxx	0	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	TI01	Input	—	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	TO01	Output	—	—	—	0	CCDE00 = 0	CCS0x = xxx	0	0	—	x	√	√	√	√	√	√	√	√	√	√	√
	INTP5	Input	PIOR4 = 0 Note	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	(SI00)	Input	PIOR1 = 1	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	—	x	—	—	—	—	—	—	—	√	√	√	√
	(RxD0)	Input	PIOR1 = 1	—	—	0	CCDE00 = 0	CCS0x = xxx	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
P17	P17	Input	—	x	—	0	CCDE01 = 0	CCS0x = xxx	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	0	—	0	CCDE01 = 0	CCS0x = xxx	0	0/1	(TxD0) = 1 (SO00) = 1 Note	TO02 = 0											
		N-ch open drain output	—	1	—	0	CCDE01 = 0	CCS0x = xxx	0	0/1													
	CCD01	Output	—	0/1	—	0	CCDE01 = 1	CCS0x = 001 to 011	0	0	x	TO02 = 0	√	√	√	√	√	√	√	√	√	√	√
	EO17	Output	—	0/1	—	1	CCDE01 = 0	CCS0x = xxx	0	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	TI02	Input	PIOR0 = 0	x	—	0	CCDE01 = 0	CCS0x = xxx	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	TO02	Output	PIOR0 = 0	0	—	0	CCDE01 = 0	CCS0x = xxx	0	0	x	x	√	√	√	√	√	√	√	√	√	√	√
	(TxD0)	Output	PIOR1 = 1	0/1	—	0	CCDE01 = 0	CCS0x = xxx	0	1	x	TO02 = 0	√	√	√	√	√	√	√	√	√	√	√
	(SO00)	Output	PIOR1 = 1	0/1	—	0	CCDE01 = 0	CCS0x = xxx	0	1	x	TO02 = 0	—	—	—	—	—	—	—	√	√	√	√

Note This setting is only applicable in the 64- to 128-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (6/21)

Pin Name	Function Used		PMCAxx	PMCTxx	PMxx	Pxx	30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O															
P20	P20	Input	0	—	1	x	√	√	√	√	√	√	√	√	√	√	√
		Output	0	—	0	0/1											
	ANI0	Analog input	1	—	1	x	√	√	√	√	√	√	√	√	√	√	√
	AVREFP	Reference voltage	1	—	1	x	√	√	√	√	√	√	√	√	√	√	√
	EI20	Input	0	—	1	x	√	√	√	√	√	√	√	√	√	√	√
P21	P21	Input	0	—	1	x	√	√	√	√	√	√	√	√	√	√	√
		Output	0	—	0	0/1											
	ANI1	Analog input	1	—	1	x	√	√	√	√	√	√	√	√	√	√	√
	AVREFM	Reference voltage	1	—	1	x	√	√	√	√	√	√	√	√	√	√	√
	EI21	Input	0	—	1	x	√	√	√	√	√	√	√	√	√	√	√
P22	P22	Input	0	0	1	x	√	√	√	√	√	√	√	√	√	√	√
		Output	0	0	0	0/1											
	ANI2	Analog input	1	0	1	x	√	√	√	√	√	√	√	√	√	√	√
	ANO0	Analog output	1	0	1	x	√	√	√	√	√	√	√	√	√	√	√
	TS20	I/O	0	1	1	x	√	√	√	√	√	√	√	√	√	√	√
	EI22	Input	0	0	1	x	√	√	√	√	√	√	√	√	√	√	√
P23	P23	Input	0	0	1	x	√	√	√	√	√	√	√	√	√	√	√
		Output	0	0	0	0/1											
	ANI3	Analog input	1	0	1	x	√	√	√	√	√	√	√	√	√	√	√
	ANO1	Analog output	1	0	1	x	√	√	√	√	√	√	√	√	√	√	√
	IVREF0	Analog input	1	0	1	x	√	√	√	√	√	√	√	√	√	√	√
	TS21	I/O	0	1	1	x	√	√	√	√	√	√	√	√	√	√	√
P24	P24	Input	0	0	1	x	—	—	√	√	√	√	√	√	√	√	√
		Output	0	0	0	0/1											
	ANI4	Analog input	1	0	1	x	—	—	√	√	√	√	√	√	√	√	√
	TS22	I/O	0	1	1	x	—	—	√	√	√	√	√	√	√	√	√
P25	P25	Input	0	0	1	x	—	—	√	√	√	√	√	√	√	√	√
		Output	0	0	0	0/1											
	ANI5	Analog input	1	0	1	x	—	—	√	√	√	√	√	√	√	√	√
	TS23	I/O	0	1	1	x	—	—	√	√	√	√	√	√	√	√	√
P26	P26	Input	0	0	1	x	—	—	—	√	√	√	√	√	√	√	√
		Output	0	0	0	0/1											
	ANI6	Analog input	1	0	1	x	—	—	—	√	√	√	√	√	√	√	√
	TS24	I/O	0	1	1	x	—	—	—	√	√	√	√	√	√	√	√
P27	P27	Input	0	0	1	x	—	—	—	—	√	√	√	√	√	√	√
		Output	0	0	0	0/1											
	ANI7	Analog input	1	0	1	x	—	—	—	—	√	√	√	√	√	√	√
	TS25	I/O	0	1	1	x	—	—	—	—	√	√	√	√	√	√	√

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (7/21)

Pin Name	Function Used		PIOR	POMxx	PMCAxx	PMCTxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O							SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P30	P30	Input	—	—	—	0	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	—	—	0	0	0/1	SCK11/ SCL11 = 1 Note 1	VCOUT0 = 0 RTC1HZ = 0											
	TSCAP	I/O	—	—	—	1	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	EI30	Input	—	—	—	0	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	VCOUT0	Output	—	—	—	0	0	0	x	RTC1HZ = 0	√	√	√	√	√	√	√	√	√	√	√
	INTP3	Input	PIOR5 = 0 Note 2	—	—	0	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	RTC1HZ	Output	—	—	—	0	0	0	x	VCOUT0 = 0	√	√	√	√	√	√	√	√	√	√	√
	SCK11	Input	—	—	—	0	1	x	x	x	√	√	√	√	√	√	√	√	√	√	—
		Output	—	—	—	0	0	1	x	VCOUT0 = 0 RTC1HZ = 0	√	√	√	√	√	√	√	√	√	√	—
	SCL11	Output	—	—	—	0	0	1	x	VCOUT0 = 0 RTC1HZ = 0	√	√	√	√	√	√	√	√	√	√	—
P31	P31	Input	—	—	—	0	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
		Output	—	—	—	0	0	0/1	—	TO03 = 0 PLCBUZO = 0 (PCLBUZO) = 0 Note 3 Note 4											
	TS01	I/O	—	—	—	1	1	x	x	x	√	√	√	√	√	√	√	√	√	√	√
	EI31	Input	—	—	—	0	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	TI03	Input	PIOR0 = 0	—	—	0	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	TO03	Output	PIOR0 = 0	—	—	0	0	0	—	PLCBUZO = 0 (PCLBUZO) = 0 Note 3 Note 4	√	√	√	√	√	√	√	√	√	√	√
	INTP4	Input	PIOR5 = 0 Note 2	—	—	0	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	PCLBUZO	Output	—	—	—	0	0	0	—	TO03 = 0	√	√	√	√	√	—	—	—	—	—	—
	(PCLBUZO)	Output	PIOR3 = 1	—	—	0	0	0	—	TO03 = 0	—	—	—	—	—	√	√	√	√	√	√
P32	P32	Input	—	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	—	—	0	0/1	—	CLKA1 = 0											
	CLKA1	Output	—	—	—	—	0	0	—	x	—	—	—	—	—	—	—	—	—	—	√
P33	P33	Input	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	—	—	0	0/1	—	—											
	RxDA1	Input	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	√
P34	P34	Input	—	x	—	—	1	x	x	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	0	—	—	0	0/1	TxDA1 = 1	—											
		N-ch open drain output	—	1	—	—	0	0/1													
	TxDA1	Output	—	0/1	—	—	0	1	x	—	—	—	—	—	—	—	—	—	—	—	√
P35 to P37	P35 to P37	Input	—	—	0	—	1	—	—	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	—	0	0/1	—	—											
	ANI23 to ANI21	Analog input	—	—	1	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	√

Note 1. This setting is only applicable in the 30- to 100-pin products.

Note 2. This setting is only applicable in the 128-pin products.

Note 3. This setting is only applicable in the 30- to 44-pin products.

Note 4. This setting is only applicable in the 48- to 128-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (8/21)

Pin Name	Function Used		PIOR	POMxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O					SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P40	P40	Input	—	—	1	x	—	—	√	√	√	√	√	√	√	√	√	√	√
		Output	—	—	0	0/1	—	—											
P41	P41	Input	—	—	1	x	—	x	—	—	—	—	√	√	√	√	√	√	√
		Output	—	—	0	0/1	—	TO07 = 0 ^{Note 1}											
	RxDA1	Input	—	—	1	x	—	x	—	—	—	—	√	√	√	√	√	√	—
	TI07	Input	PIOR0 = 0	—	1	x	—	x	—	—	—	—	√	√	√	√	√	—	—
	TO07	Output	PIOR0 = 0	—	0	0	—	x	—	—	—	—	√	√	√	√	√	—	—
P42	P42	Input	—	x	1	x	—	x	—	—	—	—	—	—	—	√	√	√	√
		Output	—	0	0	0/1	TxDA1 = 1 ^{Note 3}	TO04 = 0											
		N-ch open drain output	—	1	0	0/1													
	TxDA1	Output	—	0/1	0	1	x	TO04 = 0	—	—	—	—	—	—	—	√	√	√	—
	TI04	Input	PIOR0 = 0	x	1	x	—	x	—	—	—	—	—	—	—	√	√	√	√
	TO04	Output	PIOR0 = 0	0	0	0	x	x	—	—	—	—	—	—	—	√	√	√	√
P43	P43	Input	—	x	1	x	x	x	—	—	—	—	—	—	—	√	√	√	√
		Output	—	0	0	0/1	SCK01/ SCL01 = 1 ^{Note 2}	CLKA1 = 0 ^{Note 3}											
		N-ch open drain output	—	1	0	0/1													
	SCK01	Input	—	x	1	x	x	x	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0/1	0	1	x	CLKA1 = 0 ^{Note 4}	—	—	—	—	—	—	—	—	√	√	√
	SCL01	Output	—	0/1	0	1	x	CLKA1 = 0 ^{Note 4}	—	—	—	—	—	—	—	—	√	√	√
P44	P44	Input	—	x	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	0	0/1	SDA01 = 1	—											
		N-ch open drain output	—	1	0	0/1													
	SI01	Input	—	x	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√
	SDA01	I/O	—	1	0	1	x	—	—	—	—	—	—	—	—	—	√	√	√
P45	P45	Input	—	x	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	0	0/1	SO01 = 1	—											
		N-ch open drain output	—	1	0	0/1													
	SO01	Output	—	0/1	0	1	x	—	—	—	—	—	—	—	—	—	√	√	√
P46	P46	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0/1	—	TO05 = 0											
	INTP1	Input	PIOR5 = 0	—	1	x	—	x	—	—	—	—	—	—	—	—	—	√	√
	TI05	Input	PIOR0 = 0	—	1	x	—	x	—	—	—	—	—	—	—	—	—	√	√
	TO05	Output	PIOR0 = 0	—	0	0	—	x	—	—	—	—	—	—	—	—	—	√	√
P47	P47	Input	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0/1	—	—											
	INTP2	Input	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√

Note 1. This setting is only applicable in the 44- to 80-pin products.

Note 2. This setting is only applicable in the 80- to 128-pin products.

Note 3. This setting is only applicable in the 64- to 100-pin products.

Note 4. This setting is only applicable in the 80- to 100-pin products.

<R> Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (9/21)

Pin Name	Function Used		PIOR	POMxx	PMCTxx	PMCEx	CCDE	CCSx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin											
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)																						
P50	P50	Input	—	x	0	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√											
		Output	—	0	0	0	CCDE03 = 0	CCS0x = xxx	0	0/1	SDA11 = 1 Note 1	—																						
		N-ch open drain output	—	1	0	0	CCDE03 = 0	CCS0x = xxx	0	0/1		—																						
	TS00	I/O	—	x	1	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√											
	EI50	Input	—	x	0	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√											
	EO50	Output	—	0/1	0	1	CCDE03 = 0	CCS0x = xxx	0	x	x	—	√	√	√	√	√	√	√	√	√	√	√											
	CCD03	Output	—	0/1	0	0	CCDE03 = 1	CCS0x = 001 to 011	0	0	x	—	√	√	√	√	√	√	√	√	√	√	√											
	INTP1	Input	—	x	0	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√	√	—	—											
	SI11	Input	—	x	0	0	CCDE03 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√	√	√	—											
	SDA11	I/O	—	1	0	0	CCDE03 = 0	CCS0x = xxx	0	1	x	—	√	√	√	√	√	√	√	√	√	√	—											
P51	P51	Input	—	—	—	0	CCDE02 = 0	CCS0x = xxx	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√											
		Output	—	—	—	0	CCDE02 = 0	CCS0x = xxx	0	0/1	SO11 = 1 Note 1	—																						
	EI51	Input	—	—	—	0	CCDE02 = 0	CCS0x = xxx	1	x	x	—																						
	EO51	Output	—	—	—	1	CCDE02 = 0	CCS0x = xxx	0	x	x	—																						
	CCD02	Output	—	—	—	0	CCDE02 = 1	CCS0x = 001 to 011	0	0	x	—																						
	INTP2	Input	—	—	—	0	CCDE02 = 0	CCS0x = xxx	1	x	x	—																						
	SO11	Output	—	—	—	0	CCDE02 = 0	CCS0x = xxx	0	1	x	—																						
P52	P52	Input	—	x	—	—	—	—	1	x	x	—																						
		Output	—	0	—	—	—	—	0	0/1	SO31 = 1 Note 2	—																						
		N-ch open drain output	—	1	—	—	—	—	0	0/1		—																						
	SO31	Output	—	0/1	—	—	—	—	0	1	x	—												—	—	—	—	—	—	—	—	√	√	√
	(INTP10)	Input	PIOR1 = 1	x	—	—	—	—	1	x	x	—												—	—	—	—	—	—	—	√	—	—	—

Note 1. This setting is only applicable in the 30- to 100-pin products.

Note 2. This setting is only applicable in the 80- to 128-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (10/21)

Pin Name	Function Used		PIOR	POMxx	PMCTxx	PMCEx	CCDE	CCSx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin							
	Function Name	I/O									SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)																		
P53	P53	Input	—	x	—	—	—	—	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√	√						
		Output	—	0	—	—	—	—	0	0/1	SDA31 = 1 Note	—									—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	—	—	—	—	0	0/1		—																		
	SI31	Input	—	x	—	—	—	—	1	x	x	—	—	—	—	—	—	—	—	—	—	√	√	√						
	SDA31	I/O	—	1	—	—	—	—	0	1	x	—	—	—	—	—	—	—	—	—	—	√	√	√						
	(INTP11)	Input	PIOR1 = 1	x	—	—	—	—	1	x	x	—	—	—	—	—	—	—	—	—	√	—	—	—						
P54	P54	Input	—	x	—	—	—	—	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√	√						
		Output	—	0	—	—	—	—	0	0/1	SCK31/ SCL1 = 1 Note	—									—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	—	—	—	—	0	0/1		—																		
	SCK31	Input	—	x	—	—	—	—	1	x	x	—	—	—	—	—	—	—	—	—	—	√	√	√						
		Output	—	0/1	—	—	—	—	0	1	x	—	—	—	—	—	—	—	—	—	—	√	√	√						
	SCL31	Output	—	0/1	—	—	—	—	0	1	x	—	—	—	—	—	—	—	—	—	—	√	√	√						
P55	P55	Input	—	x	—	—	—	—	1	x	x	x	—	—	—	—	—	—	—	—	√	√	√	√						
		Output	—	0	—	—	—	—	0	0/1	(SCK00) = 1 (PCLBUZ1) = 0	—									—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	—	—	—	—	0	0/1		—																		
	(PCLBUZ1)	Output	PIOR4 = 1	0	—	—	—	—	0	0	x	x	—	—	—	—	—	—	—	—	√	√	√	√						
	(SCK00)	Input	PIOR1 = 1	x	—	—	—	—	1	x	x	x	—	—	—	—	—	—	—	—	√	√	√	√						
		Output	PIOR1 = 1	0/1	—	—	—	—	0	1	x	(PCLBUZ1) = 0	—	—	—	—	—	—	—	—	√	√	√	√						
P56	P56	Input	—	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	—	√	√					
		Output	—	—	—	—	—	—	0	0/1	—	—																		
	(INTP1)	Input	PIOR5 = 1	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	√	√						
P57	P57	Input	—	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	—	√	√					
		Output	—	—	—	—	—	—	0	0/1	—	—																		
	(INTP3)	Input	PIOR5 = 1	—	—	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	—	√	√					

Note This setting is only applicable in the 80- to 128-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (11/21)

Pin Name	Function Used		PIOR	PMCTxx	PMCEX	CCDE	CCSx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O								SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P60	P60	Input		—	0	CCDE04 = 0	CCS4x = 000	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
		N-ch open drain output (6-V tolerance)		—	0	CCDE04 = 0	CCS4x = 000	0	0/1	—	SCLA0 = 0											
	EO60	Output	—	—	1	CCDE04 = 0	CCS4x = 000	0	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	CCD04	Output	—	—	0	CCDE04 = 1	CCS4x = 001 to 100	0	0	—	SCLA0 = 0	√	√	√	√	√	√	√	√	√	√	√
	SCLA0	I/O	PIOR2 = 0	—	0	CCDE04 = 0	CCS4x = 000	0	0	—	x	√	√	√	√	√	√	√	√	√	√	√
P61	P61	Input		—	0	CCDE05 = 0	CCS5x = 000	1	x	—	x	√	√	√	√	√	√	√	√	√	√	√
		N-ch open drain output (6-V tolerance)		—	0	CCDE05 = 0	CCS5x = 000	0	0/1	—	SDAA0 = 0											
	EO61	Output	—	—	1	CCDE05 = 0	CCS5x = 000	0	x	—	x	√	√	√	√	√	√	√	√	√	√	√
	CCD05	Output	—	—	0	CCDE05 = 1	CCS5x = 001 to 100	0	0	—	SDAA0 = 0	√	√	√	√	√	√	√	√	√	√	√
	SDAA0	I/O	PIOR2 = 0	—	0	CCDE05 = 0	CCS5x = 000	0	0	—	x	√	√	√	√	√	√	√	√	√	√	√
P62	P62	Input	—	—	—	CCDE06 = 0	CCS6x = 000	1	x	—	x	—	√	√	√	√	√	√	√	√	√	√
		N-ch open drain output (6-V tolerance)	—	—	—	CCDE06 = 0	CCS6x = 000	0	0/1	—	SCLA1 = 0 ^{Note}											
	CCD06	Output	—	—	—	CCDE06 = 1	CCS6x = 001 to 100	0	0	—	SCLA1 = 0 ^{Note}	—	√	√	√	√	√	√	√	√	√	√
	SCLA1	I/O	—	—	—	CCDE06 = 0	CCS6x = 000	0	0	—	x	—	—	—	—	√	√	√	√	√	√	√
P63	P63	Input	—	—	—	CCDE07 = 0	CCS7x = 000	1	x	—	x	—	—	—	—	√	√	√	√	√	√	√
		N-ch open drain output (6-V tolerance)	—	—	—	CCDE07 = 0	CCS7x = 000	0	0/1	—	SDAA1 = 0											
	CCD07	Output	—	—	—	CCDE07 = 1	CCS7x = 001 to 100	0	0	—	SDAA1 = 0	—	—	—	—	√	√	√	√	√	√	√
	SDAA1	I/O	—	—	—	CCDE07 = 0	CCS7x = 000	0	0	—	x	—	—	—	—	√	√	√	√	√	√	√
P64	P64	Input	—	0	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	—	—	—	0	0/1	—	TO10 = 0											
	TS12	I/O	—	1	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
	TI10	Input	—	0	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
	TO10	Output	—	0	—	—	—	0	0	—	x	—	—	—	—	—	—	—	—	√	√	√
P65	P65	Input	—	0	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	—	—	—	0	0/1	—	TO11 = 0											
	TS13	I/O	—	1	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
	TI11	Input	—	0	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
	TO11	Output	—	0	—	—	—	0	0	—	x	—	—	—	—	—	—	—	—	√	√	√
P66	P66	Input	—	0	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	—	—	—	0	0/1	—	TO12 = 0											
	TS14	I/O	—	1	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
	TI12	Input	—	0	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
	TO12	Output	—	0	—	—	—	0	0	—	x	—	—	—	—	—	—	—	—	√	√	√
P67	P67	Input	—	0	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	—	—	—	0	0/1	—	TO13 = 0											
	TS15	I/O	—	1	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
	TI13	Input	—	0	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	√	√	√
	TO13	Output	—	0	—	—	—	0	0	—	x	—	—	—	—	—	—	—	—	√	√	√

Note This setting is only applicable in the 44- to 128-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (12/21)

Pin Name	Function Used		PIOR	POMxx	PMCTxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O						SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P70	P70	Input	—	—	0	1	x	x	—	—	√	√	√	√	√	√	√	√	√	√
		Output	—	—	0	0	0/1	SCK21/SCL21 = 1 Note 1	—	—	—	—	—	—	—	—	—	—	—	—
	TS02	I/O	—	—	1	1	x	x	—	—	√	√	√	√	√	√	√	√	√	√
	RIN0	Input	—	—	0	1	x	x	—	—	√	√	√	√	√	√	√	√	√	√
	KR0	Input	—	—	0	1	x	x	—	—	—	—	√	√	√	√	√	√	√	√
		Output	—	—	0	0	1	x	—	—	—	—	√	√	√	√	√	√	√	√
	SCL21	Output	—	—	0	0	1	x	—	—	—	—	√	√	√	√	√	√	√	√
P71	P71	Input	—	x	0	1	x	x	—	—	—	√	√	√	√	√	√	√	√	√
		Output	—	0	0	0	0/1	SDA21 = 1	—	—	—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	0	0	0/1			—	—	—	—	—	—	—	—	—	—	—
	TS03	I/O	—	x	1	1	x	x	—	—	—	√	√	√	√	√	√	√	√	√
	KR1	Input	—	x	0	1	x	x	—	—	—	—	√	√	√	√	√	√	√	√
	SI21	Input	—	x	0	1	x	x	—	—	—	—	√	√	√	√	√	√	√	√
	SDA21	I/O	—	1	0	0	1	x	—	—	—	—	√	√	√	√	√	√	√	√
P72	P72	Input	—	x	0	1	x	x	—	—	—	√	√	√	√	√	√	√	√	√
		Output	—	0	0	0	0/1	SO21 = 1 TxDA0 = 1	—	—	—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	0	0	0/1			—	—	—	—	—	—	—	—	—	—	—
	TS04	I/O	—	x	1	1	x	x	—	—	—	√	√	√	√	√	√	√	√	√
	KR2	Input	—	x	0	1	x	x	—	—	—	—	√	√	√	√	√	√	√	√
	SO21	Output	—	0/1	0	0	1	TxDA0 = 1	—	—	—	—	√	√	√	√	√	√	√	√
	TxDA0	Output	—	0/1	0	0	1	SO21 = 1	—	—	—	—	√	√	√	√	√	√	—	—
P73	P73	Input	—	—	0	1	x	x	—	—	—	—	√	√	√	√	√	√	√	√
		Output	—	—	0	0	0/1	SO01 = 1Note 2	—	—	—	—	—	—	—	—	—	—	—	—
	TS05	I/O	—	—	1	1	x	x	—	—	—	—	√	√	√	√	√	√	√	√
	KR3	Input	—	—	0	1	x	x	—	—	—	—	√	√	√	√	√	√	√	√
	SO01	Output	—	—	0	0	1	x	—	—	—	—	—	—	√	√	√	—	—	—

Note 1. This setting is only applicable in the 36- to 128-pin products.

Note 2. This setting is only applicable in the 48- to 64-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (13/21)

Pin Name	Function Used		PIOR	POMxx	PMCTxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O						SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P74	P74	Input	—	x	0	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
		Output	—	0	0	0	0/1	SDA01 = 1 ^{Note 1}	—	—	—	—	—	—	√	√	√	√	√	√
		N-ch open drain output	—	1	0	0	0/1			—	—	—	—	—	√	√	√	√	√	√
	TS06	I/O	—	x	1	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	KR4	Input	—	x	0	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	INTP8	Input	PIOR5 = 0 ^{Note 2}	x	0	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	SI01	Input	—	x	0	1	x	x	—	—	—	—	—	—	√	√	√	—	—	—
	SDA01	I/O	—	1	0	0	1	x	—	—	—	—	—	—	√	√	√	—	—	—
P75	P75	Input	—	—	0	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
		Output	—	—	0	0	0/1	SCK01/SCL01 = 1 ^{Note 1}	—	—	—	—	—	—	√	√	√	√	√	√
	TS07	I/O	—	—	1	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	KR5	Input	—	—	0	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	INTP9	Input	PIOR5 = 0 ^{Note 2}	—	0	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	SCK01	Input	—	—	0	1	x	x	—	—	—	—	—	—	√	√	√	—	—	—
		Output	—	—	0	0	1	x	—	—	—	—	—	—	√	√	√	—	—	—
	SCL01	Output	—	—	0	0	1	x	—	—	—	—	—	—	√	√	√	—	—	—
P76	P76	Input	—	—	0	1	x	—	—	—	—	—	—	—	√	√	√	√	√	√
		Output	—	—	0	0	0/1	—	—	—	—	—	—	—	√	√	√	√	√	√
	TS08	I/O	—	—	1	1	x	—	—	—	—	—	—	—	√	√	√	√	√	√
	KR6	Input	—	—	0	1	x	—	—	—	—	—	—	—	√	√	√	√	√	√
	INTP10	Input	PIOR1 = 0	—	0	1	x	—	—	—	—	—	—	—	√	√	√	√	√	√
	(RxD2)	Input	PIOR1 = 1	—	0	1	x	—	—	—	—	—	—	—	√	√	√	√	√	√
P77	P77	Input	—	—	0	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
		Output	—	—	0	0	0/1	(TxD2) = 1	—	—	—	—	—	—	√	√	√	√	√	√
	TS09	I/O	—	—	1	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	KR7	Input	—	—	0	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	INTP11	Input	PIOR1 = 0	—	0	1	x	x	—	—	—	—	—	—	√	√	√	√	√	√
	(TxD2)	Output	PIOR1 = 1	—	0	0	1	x	—	—	—	—	—	—	√	√	√	√	√	√

Note 1. This setting is only applicable in the 48- to 64-pin products.

Note 2. This setting is only applicable in the 100- and 128-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (14/21)

Pin Name	Function Used		PIOR	POMxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O					SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P80	P80	Input	—	x	1	x	x	—	—	—	—	—	—	—	—	—	—	√	√
		Output	—	0	0	0/1	(SCK10)/ (SCL10) = 1	—	—	—	—	—	—	—	—	—	—	√	√
		N-ch open drain output	—	1	0	0/1		—	—	—	—	—	—	—	—	—	—	√	√
	(SCK10)	Input	PIOR5 = 1	x	1	x	x	—	—	—	—	—	—	—	—	—	—	√	√
		Output	PIOR5 = 1	0/1	0	1	x	—	—	—	—	—	—	—	—	—	—	√	√
	(SCL10)	Output	PIOR5 = 1	0/1	0	1	x	—	—	—	—	—	—	—	—	—	—	√	√
P81	P81	Input	—	x	1	x	x	—	—	—	—	—	—	—	—	—	—	√	√
		Output	—	0	0	0/1	(SDA10) = 1	—	—	—	—	—	—	—	—	—	—	√	√
		N-ch open drain output	—	1	0	0/1		—	—	—	—	—	—	—	—	—	—	√	√
	(SI10)	Input	PIOR5 = 1	x	1	x	x	—	—	—	—	—	—	—	—	—	—	√	√
	(RxD1)	Input	PIOR5 = 1	x	1	x	x	—	—	—	—	—	—	—	—	—	—	√	√
	(SDA10)	I/O	PIOR5 = 1	1	0	1	x	—	—	—	—	—	—	—	—	—	—	√	√
P82	P82	Input	—	x	1	x	x	—	—	—	—	—	—	—	—	—	—	√	√
		Output	—	0	0	0/1	(SO10)/ (TxD1) = 1	—	—	—	—	—	—	—	—	—	—	√	√
		N-ch open drain output	—	1	0	0/1		—	—	—	—	—	—	—	—	—	—	√	√
	(SO10)	Output	PIOR5 = 1	0/1	0	1	x	—	—	—	—	—	—	—	—	—	—	√	√
P83	P83	Input	—	x	1	x	x	—	—	—	—	—	—	—	—	—	—	√	√
		Output	—	0	0	0/1	TxDA0 = 1	—	—	—	—	—	—	—	—	—	—	√	√
		N-ch open drain output	—	1	0	0/1		—	—	—	—	—	—	—	—	—	—	√	√
	TxDA0	Output	—	0/1	0	1	x	—	—	—	—	—	—	—	—	—	—	√	√
P84	P84	Input	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	√	√
	RxDA0	Input	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√
	(INTP6)	Input	PIOR5 = 1	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√
P85	P85	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0/1	—	CLKA0 = 0	—	—	—	—	—	—	—	—	—	√	√
	CLKA0	Output	—	—	0	0	—	x	—	—	—	—	—	—	—	—	—	√	√
	(INTP7)	Input	PIOR5 = 1	—	1	x	—	x	—	—	—	—	—	—	—	—	—	√	√
P86	P86	Input	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	√	√
	(INTP8)	Input	PIOR5 = 1	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√
P87	P87	Input	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	√	√
	(INTP9)	Input	PIOR5 = 1	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (15/21)

Pin Name	Function Used		PIOR	POMxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O					SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P90 to P94	P90 to P94	Input	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	—	√
P95	P95	Input	—	—	1	x	x	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	0/1	SCK11/ SCL11 = 1	—	—	—	—	—	—	—	—	—	—	—	√
	SCK11	Input	—	—	1	x	x	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	1	x	—	—	—	—	—	—	—	—	—	—	—	√
	SCL11	Output	—	—	0	1	x	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	1	x	—	—	—	—	—	—	—	—	—	—	—	√
P96	P96	Input	—	x	1	x	x	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	0	0	0/1	SDA11 = 1	—	—	—	—	—	—	—	—	—	—	—	√
		N-ch open drain output	—	1	0	0/1			—	—	—	—	—	—	—	—	—	—	√
	SI11	Input	—	x	1	x	x	—	—	—	—	—	—	—	—	—	—	—	√
	SDA11	I/O	—	1	0	1	x	—	—	—	—	—	—	—	—	—	—	—	√
P97	P97	Input	—	—	1	x	x	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	0/1	SO11 = 1	—	—	—	—	—	—	—	—	—	—	—	√
	SO11	Output	—	—	0	1	x	—	—	—	—	—	—	—	—	—	—	—	√

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (16/21)

Pin Name	Function Used		PIOR	PMCAxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O					SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P100	P100	Input	—	0	1	x	—	—	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	0	0/1	—	—	—	—	—	—	—	—	—	—	—	—	—
	ANI20	Analog input	—	1	1	x	—	—	—	—	—	—	—	—	—	—	√	√	√
P101	P101	Input	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	—	—
P102	P102	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	√	√
		Output	—	—	0	0/1	—	TO06 = 0	—	—	—	—	—	—	—	—	—	—	—
	TI06	Input	PIOR0 = 0	—	1	x	—	x	—	—	—	—	—	—	—	—	—	√	√
	TO06	Output	PIOR0 = 0	—	0	0	—	x	—	—	—	—	—	—	—	—	—	√	√
P103	P103	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	0/1	—	TO14 = 0	—	—	—	—	—	—	—	—	—	—	—
	TI14	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	—	√
	TO14	Output	—	—	0	0	—	x	—	—	—	—	—	—	—	—	—	—	√
P104	P104	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	0/1	—	TO15 = 0	—	—	—	—	—	—	—	—	—	—	—
	TI15	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	—	√
	TO15	Output	—	—	0	0	—	x	—	—	—	—	—	—	—	—	—	—	√
P105	P105	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	0/1	—	TO16 = 0	—	—	—	—	—	—	—	—	—	—	—
	TI16	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	—	√
	TO16	Output	—	—	0	0	—	x	—	—	—	—	—	—	—	—	—	—	√
P106	P106	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	0/1	—	TO17 = 0	—	—	—	—	—	—	—	—	—	—	—
	TI17	Input	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	—	√
	TO17	Output	—	—	0	0	—	x	—	—	—	—	—	—	—	—	—	—	√

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (17/21)

Pin Name	Function Used		PIOR	POMxx	PMCxx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O						SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P110	P110	Input	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	√	√	√
		Output	—	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	—	—
	(INTP10)	Input	PIOR1 = 1	—	—	1	x	—	—	—	—	—	—	—	—	—	—	√	√	√
P111	P111	Input	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	√	√	√
		Output	—	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	—	—
	(INTP11)	Input	PIOR1 = 1	—	—	1	x	—	—	—	—	—	—	—	—	—	—	√	√	√
P112 to P114	P112 to P114	Input	—	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	—	—
P115 to P117	P115 to P117	Input	—	—	0	1	x	—	—	—	—	—	—	—	—	—	—	—	—	√
		Output	—	—	0	0	0/1	—	—	—	—	—	—	—	—	—	—	—	—	—
	ANI24 to ANI26	Analog input	—	—	1	1	x	—	—	—	—	—	—	—	—	—	—	—	—	√
P120	P120	Input	—	x	0	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√
		Output	—	0	0	0	0/1	TxDA1 = 1 ^{Note}	—	—	—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	0	0	0/1		—	—	—	—	—	—	—	—	—	—	—	—
	ANI19	Analog input	—	x	1	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√
	IVCMP1	Analog input	—	x	1	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√
	EI120	Input	—	x	0	1	x	x	—	√	√	√	√	√	√	√	√	√	√	√
	TxDA1	Output	—	0/1	0	0	1	x	—	—	—	—	—	√	√	√	—	—	—	—

Note This setting is only applicable in the 44- to 52-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (18/21)

Pin Name	Function Used		CMC		PMxx	Pxx	30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O	EXCLK, OSCSEL, EXCLKS, OSCSELS	XTSEL													
P121	P121	Input	00 xx / 10 xx / 11 xx	0	1	x	√	√	√	√	√	√	√	√	√	√	√
			xx 00 / xx 10 / xx 11	1Note													
		Output	00 xx / 10 xx / 11 xx	0	0	0/1											
			xx 00 / xx 10 / xx 11	1Note													
	EI121	Input	00 xx / 10 xx / 11 xx	0	1	x	√	√	√	√	√	√	√	√	√	√	√
			xx 00 / xx 10 / xx 11	1Note													
	VBAT	Input	00 xx / 10 xx / 11 xx	0	0	1	—	—	—	√	√	√	√	√	√	√	√
	X1	—	01 xx	0	1	x	√	√	√	√	√	√	√	√	√	√	√
	XT1	—	xx 01	1	1	x	√	√	√	—	—	—	—	—	—	—	—
P122	P122	Input	00 xx / 10 xx	0	1	x	√	√	√	√	√	√	√	√	√	√	√
			xx 00 / xx 10	1Note													
		Output	00 xx / 10 xx	0	0	0/1											
			xx 00 / xx 10	1Note													
	EI122	Input	00 xx / 10 xx	0	1	x	√	√	√	√	√	√	√	√	√	√	√
			xx 00 / xx 10	1Note													
	X2	—	01 xx	0	1	x	√	√	√	√	√	√	√	√	√	√	√
	XT2	—	xx 01	1	1	x	√	√	√	—	—	—	—	—	—	—	—
	EXCLK	Input	11 xx	0	1	x	√	√	√	√	√	√	√	√	√	√	√
EXCLKS	Input	xx 11	1	1	x	√	√	√	—	—	—	—	—	—	—	—	
P123	P123	Input	xx 00 / xx 10 / xx11	0	—	x	—	—	—	√	√	√	√	√	√	√	√
	XT1	—	xx 01	0	—	x	—	—	—	√	√	√	√	√	√	√	√
P124	P124	Input	xx 00 / xx 10	0	—	x	—	—	—	√	√	√	√	√	√	√	√
	XT2	—	xx 01	0	—	x	—	—	—	√	√	√	√	√	√	√	√
	EXCLKS	Input	xx 11	0	—	x	—	—	—	√	√	√	√	√	√	√	√

Note This setting is only applicable in the 30- to 36-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (19/21)

Pin Name	Function Used		PMxx	Pxx	30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O													
P125 to P127	P125 to P127	Input	1	x	—	—	—	—	—	—	—	—	—	—	√
		Output	0	0/1											
P130	P130	Output	—	0/1	—	—	—	—	—	√	√	√	√	√	√
P137	P137	Input	—	x	√	√	√	√	√	√	√	√	√	√	√
	EI137	Input	—	x	√	√	√	√	√	√	√	√	√	√	√
	INTP0	Input	—	x	√	√	√	√	√	√	√	√	√	√	√

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (20/21)

Pin Name	Function Used		PIOR	POMxx	PMCAXx	PMxx	Pxx	Alternate Function Output		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O						SAU and UARTA (excluding clock output from the UARTA)	Other than SAU and UARTA (including clock output from the UARTA)											
P140	P140	Input	—	—	—	1	x	—	x	—	—	—	—	—	√	√	√	√	√	√
		Output	—	—	—	0	0/1	—	PCLBUZ0 = 0	—	—	—	—	—	√	√	√	√	√	√
	PCLBUZ0	Output	PIOR3 = 0	—	—	0	0	—	x	—	—	—	—	—	√	√	√	√	√	√
	INTP6	Input	PIOR5 = 0 Note	—	—	1	x	—	x	—	—	—	—	—	√	√	√	√	√	√
P141	P141	Input	—	—	—	1	x	—	x	—	—	—	—	—	—	—	√	√	√	√
		Output	—	—	—	0	0/1	—	PCLBUZ1 = 0	—	—	—	—	—	—	—	√	√	√	√
	PCLBUZ1	Output	PIOR4 = 0	—	—	0	0	—	x	—	—	—	—	—	—	—	√	√	√	√
	INTP7	Input	PIOR5 = 0 Note	—	—	1	x	—	x	—	—	—	—	—	—	—	√	√	√	√
P142	P142	Input	—	x	—	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	—	0	0/1	SCK30/ SCL30 = 1	—	—	—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	—	0	0/1		—	—	—	—	—	—	—	—	—	—	—	—
	SCK30	Input	—	x	—	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0/1	—	0	1	x	—	—	—	—	—	—	—	—	—	√	√	√
	SCL30	Output	—	0/1	—	0	1	x	—	—	—	—	—	—	—	—	—	√	√	√
P143	P143	Input	—	x	—	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	—	0	0/1	SDA30 = 1	—	—	—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	—	0	0/1		—	—	—	—	—	—	—	—	—	—	—	—
	SI30	Input	—	x	—	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√
	RxD3	Input	—	x	—	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√
	SDA30	I/O	—	1	—	0	1	x	—	—	—	—	—	—	—	—	—	√	√	√
P144	P144	Input	—	x	—	1	x	x	—	—	—	—	—	—	—	—	—	√	√	√
		Output	—	0	—	0	0/1	SO30/ TxD3 = 1	—	—	—	—	—	—	—	—	—	—	—	—
		N-ch open drain output	—	1	—	0	0/1		—	—	—	—	—	—	—	—	—	—	—	—
	SO30	Output	—	0/1	—	0	1	x	—	—	—	—	—	—	—	—	—	√	√	√
	TxD3	Output	—	0/1	—	0	1	x	—	—	—	—	—	—	—	—	—	√	√	√
P145	P145	Input	—	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	√	√
		Output	—	—	—	0	0/1	—	TO07 = 0	—	—	—	—	—	—	—	—	—	—	—
	TI07	Input	PIOR0 = 0	—	—	1	x	—	x	—	—	—	—	—	—	—	—	—	√	√
	TO07	Output	PIOR0 = 0	—	—	0	0	—	x	—	—	—	—	—	—	—	—	—	√	√
P146	P146	Input	—	—	—	1	x	—	—	—	—	—	—	√	√	√	√	√	√	√
		Output	—	—	—	0	0/1	—	—	—	—	—	—	—	—	—	—	—	—	—
	(INTP4)	Input	PIOR5 = 1	—	—	1	x	—	—	—	—	—	—	—	—	—	—	—	√	√
P147	P147	Input	—	—	0	1	x	—	—	√	√	√	√	√	√	√	√	√	√	√
		Output	—	—	0	0	0/1	—	—	√	√	√	√	√	√	√	√	√	√	√
	ANI18	Analog input	—	—	1	1	x	—	—	√	√	√	√	√	√	√	√	√	√	√
	IVCMP0	Analog input	—	—	1	1	x	—	—	√	√	√	√	√	√	√	√	√	√	√
	EI147	Input	—	—	0	1	x	—	—	√	√	√	√	√	√	√	√	√	√	√

Note This setting is only applicable in the 100- and 128-pin products.

Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) (21/21)

Pin Name	Function Used		PMCAxx	PMCTxx	PMxx	Pxx	30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80-pin	100-pin	128-pin
	Function Name	I/O															
P150	P150	Input	0	0	1	x	—	—	—	—	—	—	—	—	√	√	√
		Output	0	0	0	0/1	—	—	—	—	—	—	—	—	—	—	—
	ANI8	Analog input	1	0	1	x	—	—	—	—	—	—	—	—	√	√	√
	TS30	I/O	0	1	1	x	—	—	—	—	—	—	—	—	√	√	√
P151	P151	Input	0	0	1	x	—	—	—	—	—	—	—	—	√	√	√
		Output	0	0	0	0/1	—	—	—	—	—	—	—	—	—	—	—
	ANI9	Analog input	1	0	1	x	—	—	—	—	—	—	—	—	√	√	√
	TS31	I/O	0	1	1	x	—	—	—	—	—	—	—	—	√	√	√
P152	P152	Input	0	0	1	x	—	—	—	—	—	—	—	—	√	√	√
		Output	0	0	0	0/1	—	—	—	—	—	—	—	—	—	—	—
	ANI10	Analog input	1	0	1	x	—	—	—	—	—	—	—	—	√	√	√
	TS32	I/O	0	1	1	x	—	—	—	—	—	—	—	—	√	√	√
P153	P153	Input	0	0	1	x	—	—	—	—	—	—	—	—	√	√	√
		Output	0	0	0	0/1	—	—	—	—	—	—	—	—	—	—	—
	ANI11	Analog input	1	0	1	x	—	—	—	—	—	—	—	—	√	√	√
	TS33	I/O	0	1	1	x	—	—	—	—	—	—	—	—	√	√	√
P154	P154	Input	0	0	1	x	—	—	—	—	—	—	—	—	—	√	√
		Output	0	0	0	0/1	—	—	—	—	—	—	—	—	—	—	—
	ANI12	Analog input	1	0	1	x	—	—	—	—	—	—	—	—	—	√	√
	TS34	I/O	0	1	1	x	—	—	—	—	—	—	—	—	—	√	√
P155	P155	Input	0	0	1	x	—	—	—	—	—	—	—	—	—	√	√
		Output	0	0	0	0/1	—	—	—	—	—	—	—	—	—	—	—
	ANI13	Analog input	1	0	1	x	—	—	—	—	—	—	—	—	—	√	√
	TS35	I/O	0	1	1	x	—	—	—	—	—	—	—	—	—	√	√
P156	P156	Input	0	0	1	x	—	—	—	—	—	—	—	—	—	√	√
		Output	0	0	0	0/1	—	—	—	—	—	—	—	—	—	—	—
	ANI14	Analog input	1	0	1	x	—	—	—	—	—	—	—	—	—	√	√

4.6 Cautions When Using Port Function

4.6.1 Cautions on 1-bit manipulation instruction for port register n (Pn)

When a 1-bit manipulation instruction is executed on a port that provides both input and output functions, the output latch value of an input port that is not subject to manipulation may be written in addition to the targeted bit.

Therefore, it is recommended to rewrite the output latch before switching a port from input mode to output mode.

<Example> When P10 is an output port, P11 to P17 are input ports (all pins are at the high level), and the output latch value of port 1 is 00H, if the output of output port P10 is changed from low level to high level via a 1-bit manipulation instruction, the output latch value of port 1 becomes FFH.

Explanation: The targets of writing to and reading from the Pn register of a port whose PMnm bit is 1 are the output latch and pin state, respectively.

A 1-bit manipulation instruction is executed in the following order in the RL78/G23.

<1> The Pn register is read in 8-bit units.

<2> The targeted one bit is manipulated.


<3> The Pn register is written in 8-bit units.

In step <1>, the output latch value (0) of P10, which is an output port, is read, while the states of P11 to P17, which are input ports, are read. If the states of P11 to P17 are high level at this time, the read value is FEH.

The value is changed to FFH by the manipulation in <2>.

FFH is written to the output latch by the manipulation in <3>.

Figure 4 - 18 One-Bit Manipulation Instruction (P10)



4.6.2 Notes on specifying the pin settings

For an output pin to which multiple functions are assigned, the output of the unused alternate functions must be set to the initial state of the pin so as to prevent conflicting outputs. This also applies to the functions assigned by using the peripheral I/O redirection register (PIOR). For details about the alternate function output, see **4.5 Register Settings When Using Alternate Function**.

No specific setting is required for input pins because the output of their alternate functions is disabled (the buffer output is Hi-Z).

Disabling the unused functions, including blocks that are only used for input or do not have I/O, is recommended for lower power consumption.

CHAPTER 5 OPERATION STATE CONTROL

The operating voltage, operating timing, and operating current of the internal circuit are optimized using flash operation modes. Select an appropriate flash operation mode in accord with the operating voltage range and clock frequencies of the MCU.

The flash operation mode set by the option byte is selected for operation immediately after a reset is released.

The mode can be changed by setting of the respective register.


5.1 Configuration of Operation State Control

Operation state control is supported by the following hardware blocks.

Table 5 - 1 Configuration of Operation State Control

Item	Configuration
Option byte	• Address of the user option byte: 000C2H
Control registers	• Flash operating mode select register (FLMODE) • Flash operating mode protect register (FLMWPR)

Figure 5 - 1 Block Diagram of Operation State Control



There are the following four flash operation modes.

- HS (high-speed main) mode
- LS (low-speed main) mode
- LV (low-voltage main) mode
- LP (low-power main) mode

The MCU can be operated efficiently by setting these flash operation modes according to MCU operating conditions.

Table 5 - 2 lists the Features of Each Flash Operation Mode.

Table 5 - 2 Features of Each Flash Operation Mode

Flash Operation Mode	Recommended Operating Range		Description
HS (high-speed main) mode	1.6 V to 1.8 V	1 MHz to 4 MHz (Rewriting of the flash memory is not possible.)	High-speed CPU operation (at 24 MHz (max.)) is possible in this mode. Suitable when CPU processing capacity is required.
	1.6 V to 1.8 V	1 MHz to 2 MHz	
	1.8 V to 5.5 V	1 MHz to 32 MHz	
LS (low-speed main) mode	1.6 V to 1.8 V	1 MHz to 4 MHz (Rewriting of the flash memory is not possible.)	The operating current and CPU operation processing (at 24 MHz (max.)) are wellbalanced in this mode.
	1.6 V to 1.8 V	1 MHz to 2 MHz	
	1.8 V to 5.5 V	1 MHz to 24 MHz	
LP (low-power main) mode	1.6 V to 5.5 V	1 MHz to 2 MHz (Rewriting of the flash memory is not possible.)	The CPU operates at 1 MHz to 2 MHz in this mode. Low operating current is realized at 1 MHz to 2 MHz.
SUB mode	1.6 V to 5.5 V	32.768 kHz (Rewriting of the flash memory is not possible.)	CPU operation is driven by the sub-system clock. Note Setting the system clock control register (CKC) to 1 places the CPU in this mode.

Note The sub-system clock can be derived from the subsystem clock X (fsx) or the low-speed on-chip oscillator (fil).

5.2 Registers to Control the Operation State Control

The following registers are used to control the operation state control.

- Flash operating mode select register (FLMODE)
- Flash operating mode protect register (FLMWRP)

5.2.1 Flash operating mode select register (FLMODE)

The FLMODE is an 8-bit register used to control flash operation modes.

This register can be set by a 1-bit or 8-bit memory manipulation instruction. Note that the value of this register cannot be changed when FLMWEN in the flash operation mode protect register (FLMWRP) is 0.

The settings of the MODE1 and MODE0 bits are updated to those of CMODE1 and CMODE0 in the option byte at address 000C2H following a reset.

Figure 5 - 2 Format of Flash operating mode select register (FLMODE)

Address: F00AAH
 After reset: 40H/80H/C0HNote
 R/W: R/W

Symbol	<7>	<6>	5	4	3	2	1	0
FLMODE	MODE1	MODE0	0	0	0	0	0	0

MODE1	MODE0	Selection of flash operation mode
0	0	Setting prohibited
0	1	LP (low-power main) mode (Selectable when $1\text{ MHz} \leq f_{\text{CLK}} \leq 2\text{ MHz}$ in LS mode)
1	0	LS (low-speed main) mode (Selectable when $1\text{ MHz} \leq f_{\text{CLK}} \leq 24\text{ MHz}$ or in LP mode)
1	1	HS (high-speed main) mode (Selectable when in LS mode)

Note The initial value of the FLMODE register is set to the value of the MODE1 and MODE0 bits updated with the set value of the CMODE1 and CMODE0 bits in the option byte (address: 000C2H).

Caution 1. The value of the FLMODE register can be changed when the FLMWEN bit in the flash operation mode protect register (FLMWRP) is 1. After the value of the FLMODE register is changed, set the FLMWEN bit to 0.

Caution 2. Operation is in SUB mode when the setting of the CSS bit in the system clock control register (CKC) is 1 (operation of the CPU and peripheral functions is driven by the subsystem clock) regardless of the setting of the MODE1 and MODE0 bits.

Caution 3. Do not change the value of the MODE1 and MODE0 bits using the DTC or SMS.

Caution 4. When changing the flash operation mode, make sure that operation is possible within the voltage range and operating frequency range in the changed flash operation mode before changing the mode.

Caution 5. When the flash operation mode is changed by the MODE1 and MODE0 bits, the CPU enters a wait state for the following time until the mode changes. Interrupt requests are held pending during this wait period.

Flash Operation Mode Change	Change Time
LS (low-speed main) mode → HS (high-speed main) mode	225 cycles ^{Note}
LP (low-power main) mode → LS (low-speed main) mode	10 cycles ^{Note}
LS (low-speed main) mode → LP (low-power main) mode	10 cycles ^{Note}
HS (high-speed main) mode → LS (low-speed main) mode	30 cycles ^{Note}

Note The cycle of the CPU/peripheral hardware clock (fCLK)

Caution 6. When rewriting the FLMODE register, insert one or more clock cycles after rewriting the FLMODE register and before writing to this register. Do not write to the FLMODE register successively.

Caution 7. Do not change the FLMODE register when rewriting the flash memory.

Caution 8. Writing new values to the FLMODE register should be done while the snooze mode sequencer is stopped, that is, while the setting of the SMSSTART bit is 0, or the settings of the SMSSTAT bit and the SMSTRGWAIT bit are 0 and 1, respectively.

Caution 9. Before changing the flash operating mode, set the DFLEN bit in the data flash control register (DFLCTL) to 1 to enable access to the data flash memory.

Caution 10. Before rewriting the contents of the code flash memory or data flash memory area by self-programming, be sure to place the MCU in HS (high-speed main) or LS (low-speed main) mode.

5.2.2 Flash operating mode protect register (FLMWRP)

The FLMWRP is an 8-bit register used to control access to the flash operation mode select register.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 5 - 3 Format of Flash operating mode protect register (FLMWRP)

Address: F00ABH

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	<0>
FLMWRP	0	0	0	0	0	0	0	FLMWEN

FLMWEN	Control of flash operation mode select register (FLMODE)
0	Rewriting the FLMODE register is disabled.
1	Rewriting the FLMODE register is enabled.

5.3 Initial Setting of Flash Operation Modes

The option byte (000C2H) is used to set the initial state of flash operation mode and the high-speed on-chip oscillator after a reset is released.

Set an appropriate flash operation mode according to the VDD voltage and the high-speed on-chip oscillator frequency at a reset release.


When a reset is released, the value of CMODE1 and CMODE0 is updated in MODE1 and MODE0 in the flash operation mode select register (FLMODE) and the value of FRQSEL3 to FRQSEL0 is updated in the high-speed onchip oscillator frequency select register (HOCODIV). For details on the option byte (000C2H), see **CHAPTER 32 OPTION BYTES**.

5.4 Transitions between Flash Operation Modes

Setting of CMODE1 and CMODE0 in the option byte (000C2H) determines the initial flash operation mode immediately after a reset is released. The initial state can be selected from among the HS (high-speed main) mode, LS (low-speed main) mode, or LP (low-power main) mode.

The value of CMODE1 and CMODE0 is updated in the MODE1 and MODE0 bits in the flash operation mode select register (FLMODE). After that, the flash operation mode can be changed by changing the value of the FLMODE register during CPU operation. Setting the CSS bit in the CKC register enables automatically placing the MCU in SUB mode.

Figure 5 - 4 State Transitions between Flash Operation Modes



Note Rewriting of the flash memory is not possible.

Caution When a reset is applied while the MCU operates, operation always starts in the flash operation mode set by the option byte after a reset release. Therefore, make sure that operation does not start outside the operating voltage range when a reset is released by setting the LVD detection voltage to at least the operating voltage range of the flash operation mode set in the option byte.

5.5 Details of Flash Operation Modes


5.5.1 Details of HS (high-speed main) mode

HS (high-speed main) mode is suitable for applications that require CPU high-speed processing.

HS mode can be operated immediately after a reset release. Also, this mode can be entered from LS (low-speed main) mode.

The suitable operating range in HS mode is when the supply voltage is $1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$ and the operating frequency is $24\text{ MHz} < f_{CLK} \leq 32\text{ MHz}$. When 24 MHz or lower is used for operation, another mode can be used as the suitable flash operation mode.

Figure 5 - 5 Operating Range in HS Mode



5.5.2 Details of LS (low-speed main) mode


LS (low-speed main) mode supports both CPU processing capacity and operating voltage performance, suitable for applications that require low-power consumption at 2 to 24 MHz.

LS mode can be operated immediately after a reset release. Also, this mode can be entered from HS (high-speed main) mode, or LP (low-power main) mode. When entering from HS mode to LS mode, make sure that the operating frequency is $1 \text{ MHz} \leq f_{\text{CLK}} \leq 24 \text{ MHz}$.

The suitable operating range in LS mode is when the supply voltage is $1.8 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$ and the operating frequency is $2 \text{ MHz} < f_{\text{CLK}} \leq 24 \text{ MHz}$, and when the supply voltage is $1.6 \text{ V} \leq V_{\text{DD}} < 1.8 \text{ V}$ and the operating frequency is $2 \text{ MHz} < f_{\text{CLK}} \leq 4 \text{ MHz}$ **Note**.

Note When rewriting of flash memory is required, the operating frequency should be in the range of $1 \text{ MHz} \leq f_{\text{CLK}} \leq 2 \text{ MHz}$.

Figure 5 - 6 Operating Range in LS Mode




5.5.3 Details of LP (low-power main) mode

In LP (low-power main) mode, the CPU operates with a low voltage and at a frequency from 1 MHz to 2 MHz.

LP mode can be entered from LS (low-speed main) mode. When entering from LS mode to LP mode, make sure the operating frequency is in the range of $1 \text{ MHz} \leq f_{\text{CLK}} \leq 2 \text{ MHz}$.

The suitable operating range in LP mode is when the supply voltage is $1.6 \text{ V} \leq V_{\text{DD}} \leq 5.5 \text{ V}$ and the operating frequency is $1 \text{ MHz} \leq f_{\text{CLK}} \leq 2 \text{ MHz}$. When rewriting of flash memory is required, place the CPU in LS (low-speed main) mode.


Figure 5 - 7 Operating Range in LP Mode



5.5.4 Details on SUB mode

In SUB mode, the CPU operates at a frequency of 32.768 kHz. Transition to SUB mode is possible from HS (high-speed main) mode, LS (low-speed main) mode, or LP (low-power main) mode. Setting the CSS bit in the system clock control register (CKC) places the CPU in SUB mode. Rewriting of the flash memory is not possible in SUB mode. When rewriting of flash memory is required, place the CPU in HS (high-speed main) mode or LS (low-speed main) mode.

Figure 5 - 8 Operating Range in SUB Mode



CHAPTER 6 CLOCK GENERATOR

6.1 Functions of Clock Generator

The clock generator generates clocks to be supplied to the CPU and peripheral hardware.

The following kinds of system clocks and clock oscillators are selectable.

(1) Main system clock

<1> X1 oscillator

This circuit oscillates a clock of $f_x = 1$ to 20 MHz by connecting a resonator to the X1 pin and X2 pin. Oscillation can be stopped by executing a STOP instruction or setting of the MSTOP bit (bit 7 of the clock operation status control register (CSC)).

<2> High-speed on-chip oscillator

The frequency of oscillation can be selected from among $f_{IH} = 32, 24, 16, 12, 8, 6, 4, 3, 2$, or 1 MHz (typ.) by using an option byte (000C2H). After release from the reset state, the CPU always starts operating with this high-speed on-chip oscillator clock. Oscillation can be stopped by executing a STOP instruction or setting of the HIOSTOP bit (bit 0 of the CSC register).

The frequency specified by using the option byte can be changed by using the high-speed on-chip oscillator frequency select register (HOCODIV). For details about the frequency, see **Figure 6 - 11 Format of High-Speed On-Chip Oscillator Frequency Select Register (HOCODIV)**.

The frequencies that can be specified for the high-speed on-chip oscillator by using the option byte and the high-speed on-chip oscillator frequency select register (HOCODIV) are shown below.

Power Supply Voltage	Oscillation Frequency (MHz)									
	1	2	3	4	6	8	12	16	24	32
$1.8\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	√	√	√	√	√	√	√	√	√	√
$1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	√	√	—	—	—	—	—	—	—	—

<3> Middle-speed on-chip oscillator

The frequency of oscillation can be selected from among $f_{IM} = 4, 2$, or 1 MHz (typ.) by using the MOCODIV bits (bits 0, 1 of the MOCODIV register). Oscillation can be stopped by executing a STOP instruction or clearing of the MIOEN bit (bit 1 of the CSC register).

An external main system clock ($f_{EX} = 1$ to 20 MHz) can also be supplied from the EXCLK/X2/P122 pin. External main system clock input can be disabled by executing a STOP instruction or setting of the MSTOP bit.

As the main system clock, a high-speed system clock (X1 clock or external main system clock) or a main on-chip oscillator clock (high-speed on-chip oscillator clock or middle-speed on-chip oscillator clock) can be selected by setting of the MCM0 and MCM1 bits (bits 4 and 0 of the system clock control register (CKC)).

Note that the usable frequency range of the CPU/peripheral hardware clock depends on the flash operation mode and VDD power supply voltage settings.

When the main system clock is to be used as the CPU/peripheral hardware clock, select the frequency of the main system clock to suit the flash operation mode specified in the CMODE0 and CMODE1 bits of an option byte (000C2H) (see **CHAPTER 32 OPTION BYTES**) or the flash operating mode select register (FLMODE).

(2) Subsystem clock

<1> XT1 oscillator

This circuit oscillates a clock of $f_{XT} = 32.768$ kHz by connecting a 32.768-kHz resonator to XT1 pin and XT2 pin.

Oscillation can be stopped by setting the XTSTOP bit (bit 6 of the clock operation status control register (CSC)).

An external subsystem clock ($f_{EXS} = 32.768$ kHz) can also be supplied from the EXCLKS/XT2/P124 pin. External subsystem clock input can be disabled by the setting of the XTSTOP bit.

<2> Low-speed on-chip oscillator

This circuit oscillates a clock of $f_{IL} = 32.768$ kHz (typ.).

The low-speed on-chip oscillator operates when either of the following conditions is met.

- The value of one or more of the following bits is 1: bit 4 (WDTON) of an option byte (000C0H), bit 4 (WUTMMCK0) of the subsystem clock supply mode control register (OSMC), and bit 0 (SELLOSC) of the subsystem clock select register (CKSEL)
- f_{IL} is selected as the source clock for use in waiting by the SNOOZE mode sequencer.

However, if a HALT or STOP instruction is executed when WDTON = 1, WUTMMCK0 = 0, SELLOSC = 0 and bit 0 (WDSTBYON) of the option byte (000C0H) is 0, this oscillator stops oscillating.

Remark	f_X :	X1 clock oscillation frequency
	f_{IH} :	High-speed on-chip oscillator clock frequency (32 MHz max.)
	f_{IM} :	Middle-speed on-chip oscillator clock frequency (4 MHz max.)
	f_{EX} :	External main system clock frequency
	f_{XT} :	XT1 clock oscillation frequency
	f_{EXS} :	External subsystem clock frequency
	f_{IL} :	Low-speed on-chip oscillator clock frequency


6.2 Configuration of Clock Generator

The clock generator includes the following hardware.

Table 6 - 1 Configuration of Clock Generator

Item	Configuration
Control registers	Clock operation mode control register (CMC) System clock control register (CKC) Clock operation status control register (CSC) Oscillation stabilization time counter status register (OSTC) Oscillation stabilization time select register (OSTS) Peripheral enable registers 0, 1 (PER0, PER1) Subsystem clock supply mode control register (OSMC) Subsystem clock select register (CKSEL) High-speed on-chip oscillator frequency select register (HOCODIV) Middle-speed on-chip oscillator frequency select register (MOCODIV) High-speed system clock division register (MOSCDIV) High-speed on-chip oscillator trimming register (HIOTRM) Middle-speed on-chip oscillator trimming register (MIOTRM) Low-speed on-chip oscillator trimming register (LIOTRM) Standby mode release setting register (WKUPMD)
Oscillators	X1 oscillator XT1 oscillator High-speed on-chip oscillator Middle-speed on-chip oscillator Low-speed on-chip oscillator

Figure 6 - 1 Block Diagram of Clock Generator



- Remark**
- f_X : X1 clock oscillation frequency
 - f_{EX} : External main system clock frequency
 - f_{IH} : High-speed on-chip oscillator clock frequency (32 MHz max.)
 - f_{HP} : High-speed on-chip oscillator peripheral clock frequency (32 MHz when FRQSEL3 = 1, 24 MHz when FRQSEL3 = 0)
 - f_{IM} : Middle-speed on-chip oscillator clock frequency (4 MHz max.)
 - f_{MP} : Middle-speed on-chip oscillator peripheral clock frequency (4 MHz)
 - f_{MX} : High-speed system clock frequency
 - f_{MPX} : High-speed peripheral clock frequency
 - f_{MAIN} : Main system clock frequency
 - f_{XT} : XT1 clock oscillation frequency
 - f_{XS} : External subsystem clock frequency
 - f_{SX} : Subsystem clock X frequency
 - f_{SXR} : Subsystem clock XR frequency
 - f_{RTCK} : Operating clock for the realtime clock controller
 - f_{SPX} : Low-speed peripheral clock frequency
 - f_{SUB} : Subsystem clock frequency

fCLK: CPU/peripheral hardware clock frequency
fIL: Low-speed on-chip oscillator clock frequency
fOCO: Main on-chip oscillator clock frequency (fIH or fIM)

6.3 Registers to Control the Clock Generator

The following registers are used to control the clock generator.

- Clock operation mode control register (CMC)
- System clock control register (CKC)
- Clock operation status control register (CSC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- Peripheral enable registers 0, 1 (PER0, PER1)
- Subsystem clock supply mode control register (OSMC)
- Subsystem clock select register (CKSEL)
- High-speed on-chip oscillator frequency select register (HOCODIV)
- Middle-speed on-chip oscillator frequency select register (MOCODIV)
- High-speed system clock division register (MOSCDIV)
- High-speed on-chip oscillator trimming register (HIOTRM)
- Middle-speed on-chip oscillator trimming register (MIOTRM)
- Low-speed on-chip oscillator trimming register (LIOTRM)
- Standby mode release setting register (WKUPMD)

Caution Which registers and bits are included depends on the product. Be sure to set bits that are not mounted in a product to their initial values.

6.3.1 Clock operation mode control register (CMC)

This register is used to set the operation mode of the X1/P121, X2/EXCLK/P122, XT1/P123, and XT2/EXCLKS/P124 pins, and to select the gain of the oscillator.

The CMC register can be written only once by an 8-bit memory manipulation instruction after release from the reset state. This register can be read by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 6 - 2 Format of Clock Operation Mode Control Register (CMC)

Address: FFFA0H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS Note 1	OSCSELS Note 1	XTSEL Notes 1, 2	AMPHS1 Note 1	AMPHS0 Note 1	AMPH

Products with 30 to 36 pins

XTSEL Note 1	EXCLK	OSCSEL	EXCLKS Note 1	OSCSELS Note 1	System clock pin operation mode	X1/P121/ XT1 pin	X2/EXCLK/ P122/XT2/ EXCLKS pin
0	0	0	0	0	Port mode	Port	Port
0	0	1	0	0	X1 oscillation mode	Crystal/ceramic resonator connection	
0	1	0	0	0	Port mode	Port	Port
0	1	1	0	0	External clock input mode	Port	External clock EXCLK input
1	0	0	0	0	Port mode	Port	Port
1	0	0	0	1	XT1 oscillation mode	Crystal resonator connection	
1	0	0	1	0	Port mode	Port	Port
1	0	0	1	1	External clock input mode	Port	External clock EXCLKS input
Other than above					Setting prohibited		

Products with 40 to 128 pins

EXCLK	OSCSEL	High-speed system clock pin operation mode	X1/P121 pin	X2/EXCLK/P122 pin
0	0	Port mode	Port	Port
0	1	X1 oscillation mode	Crystal/ceramic resonator connection	
1	0	Port mode	Port	Port
1	1	External clock input mode	Port	External clock input

EXCLKS Note 1	OSCSELS Note 1	Subsystem clock pin operation mode	XT1/P123 pin	XT2/EXCLKS/P124 pin
0	0	Input port mode	Input port	Input port
0	1	XT1 oscillation mode	Crystal resonator connection	
1	0	Input port mode	Input port	Input port
1	1	External clock input mode	Input port	External clock input

AMPHS1 Note 1	AMPHS0 Note 1	Selection of the oscillation mode of the XT1 oscillator
0	0	Low power consumption oscillation 1 (default) ^{Note 3}
0	1	Normal oscillation
1	0	Low power consumption oscillation 2 ^{Note 3}
1	1	Low power consumption oscillation 3 ^{Note 3}

AMPH	Control of the X1 clock oscillation frequency
0	$1 \text{ MHz} \leq f_x \leq 10 \text{ MHz}$
1	$10 \text{ MHz} < f_x \leq 20 \text{ MHz}$

Note 1. The EXCLKS, OSCSELS, XTSEL, AMPHS1, and AMPHS0 bits are reset only by a power-on reset; they retain the values when a reset caused by another source occurs.

Note 2. The XTSEL bit can be written only in the products with 30 to 36 pins. Be sure to set this bit to 0 in the products with 40 to 128 pins.

Note 3. The gain and operating current of the XT1 clock oscillator decrease in the following order: low power consumption oscillation 1 > low power consumption oscillation 2 > low power consumption oscillation 3.

Caution 1. The CMC register can be written only once by an 8-bit memory manipulation instruction after release from the reset state. Even if you intend to use the CMC register with its initial value (00H), be sure to write 00H to the register after release from the reset state as a precaution against malfunctions (since returning the value to 00H after erroneously having written a value other than 00H to it is not possible).

Caution 2. After release from the reset state, set the CMC register before X1 or XT1 oscillation is started by setting the clock operation status control register (CSC).

Caution 3. Be sure to set the AMPH bit to 1 if the X1 clock oscillation frequency exceeds 10 MHz.

Caution 4. Make the settings of the AMPH, AMPHS1, and AMPHS0 bits while f_{IH} is selected as f_{CLK} after release from the reset state (before f_{CLK} is switched to f_{MX} or f_{SUB}).

Caution 5. Count the oscillation stabilization time of f_{XT} by software.

Caution 6. The XT1 oscillator is a circuit with low amplification in order to achieve low power consumption. Note the following points when designing the circuit.

- Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
- When using low power consumption oscillation 2 (AMPHS1, AMPHS0 = 1, 0) or low power consumption oscillation 3 (AMPHS1, AMPHS0 = 1, 1) as the XT1 oscillator mode, sufficiently evaluate the resonator as described in 6.7 Resonator and Oscillator Constants, before using it in either of these modes.
- Make the wiring runs between the XT1 and XT2 pins and the resonator as short as possible to minimize the parasitic capacitance and wiring resistance. Take care with this particularly when low power consumption oscillation 2 (AMPHS1, AMPHS0 = 1, 0) or low power consumption oscillation 3 (AMPHS1, AMPHS0 = 1, 1) is selected.
- Configure the circuit of the circuit board, using material with little parasitic capacitance and wiring resistance.

- Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
- Be sure that the signal lines between the XT1 and XT2 pins and the resonator do not cross the other signal lines. Do not route the wiring near a signal line through which a strong fluctuating current flows.
- The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture absorption of the circuit board in a high-humidity environment or dew condensation on the board. When using the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
- When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

Caution 7. When selecting the XT1 oscillation mode for the P121/X1/XT1 and P122/X2/EXCLK/XT2/EXCLKS pins while the value of the XTSEL bit is 1 in a product with 30 to 36 pins, make sure that VDD is no less than 2.4 V.

Remark fx: X1 clock oscillation frequency

6.3.2 System clock control register (CKC)

This register is used to select a CPU/peripheral hardware clock and a main system clock.

The CKC register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 6 - 3 Format of System Clock Control Register (CKC)

Address: FFFA4H
 After reset: 00H
 R/W: R/W^{Note 1}

Symbol	<7>	<6>	<5>	<4>	3	2	<1>	<0>
CKC	CLS	CSS	MCS	MCM0	0	0	MCS1	MCM1

CLS	State of the CPU/peripheral hardware clock (fCLK)
0	Main system clock (fMAIN)
1	Subsystem clock (fSUB)

CSSNote 2	Selection of the CPU/peripheral hardware clock (fCLK)
0	Main system clock (fMAIN)
1	Subsystem clock (fSUB)

MCS	State of the main system clock (fMAIN)
0	Main on-chip oscillator clock (fOCO)
1	High-speed system clock (fMX)

MCM0 Note 2	Main system clock (fMAIN) operation control
0	Selects the main on-chip oscillator clock (fOCO) as the main system clock (fMAIN)
1	Selects the high-speed system clock (fMX) as the main system clock (fMAIN)

MCS1	State of the main on-chip oscillator clock (fOCO)
0	High-speed on-chip oscillator clock
1	Middle-speed on-chip oscillator clock

MCM1 Note 2	Main on-chip oscillator clock (fOCO) operation control
0	High-speed on-chip oscillator clock
1	Middle-speed on-chip oscillator clock

Note 1. Bits 7, 5, and 1 are read-only.

Note 2. Changing the value of the MCM0 and MCM1 bits is prohibited while the CSS bit is set to 1.

Remark f_{IH}: High-speed on-chip oscillator clock frequency (32 MHz max.)
 f_{MX}: High-speed system clock frequency
 f_{MAIN}: Main system clock frequency
 f_{SUB}: Subsystem clock frequency
 f_{OCO}: Main on-chip oscillator clock frequency (f_{IH} or f_{IM})

- Caution 1.** Be sure to set bits 3 and 2 of the CKC register to 0.
- Caution 2.** The clock set by the CSS bit is supplied to the CPU and peripheral hardware. If the CPU clock is changed, therefore, the clock supplied to peripheral hardware (except the realtime clock, clock output/buzzer output, 32-bit interval timer, and watchdog timer) is also changed at the same time. Consequently, stop each peripheral function when changing the CPU/peripheral hardware clock.
- Caution 3.** If the subsystem clock is used as the peripheral hardware clock, the operations of the A/D converter and serial interface IICA are not guaranteed. For the operating characteristics of the peripheral hardware, refer to the chapters describing each item of peripheral hardware as well as CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^{\circ}\text{C}$.

6.3.3 Clock operation status control register (CSC)

This register is used to control the operations of the high-speed system clock, high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and subsystem clock (except the low-speed on-chip oscillator clock).

The CSC register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is C0H following a reset.

Figure 6 - 4 Format of Clock Operation Status Control Register (CSC)

Address: FFFA1H
After reset: C0H
R/W: R/W

Symbol	<7>	<6>	5	4	3	2	<1>	<0>
CSC	MSTOP	XTSTOP ^{Note}	0	0	0	0	MIOEN	HIOSTOP

MSTOP	High-speed system clock operation control		
	X1 oscillation mode	External clock input mode	Port mode
0	The X1 oscillator runs.	An external clock signal on the EXCLK pin is effective.	I/O port
1	The X1 oscillator is stopped.	An external clock signal on the EXCLK pin is ineffective.	

XTSTOP ^{Note}	Subsystem clock operation control		
	XT1 oscillation mode	External clock input mode	Port mode
0	The XT1 oscillator runs.	An external clock signal on the EXCLKS pin is effective.	Input port
1	The XT1 oscillator is stopped.	An external clock signal on the EXCLKS pin is ineffective.	

MIOEN	Middle-speed on-chip oscillator clock operation control
0	The middle-speed on-chip oscillator is stopped.
1	The middle-speed on-chip oscillator runs.

HIOSTOP	High-speed on-chip oscillator clock operation control
0	The high-speed on-chip oscillator runs.
1	The high-speed on-chip oscillator is stopped.

Note The XTSTOP bit is only initialized after a reset by a power-on reset; it retains its value when a reset caused by another source occurs.

Caution 1. After release from the reset state, set the clock operation mode control register (CMC) before setting the CSC register.

Caution 2. Set the oscillation stabilization time select register (OSTS) before setting the MSTOP bit to 0 after release from the reset state. Note that if the OSTS register is being used with its default settings, the OSTS register is not required to be set here.

Caution 3. When starting X1 oscillation by using the MSTOP bit, check the oscillation stabilization time of the X1 clock by using the oscillation stabilization time counter status register (OSTC).

Caution 4. When starting XT1 oscillation by using the XTSTOP bit, include code to wait for oscillation of the subsystem clock to become stable.

Caution 5. Do not stop the clock selected for the CPU/peripheral hardware clock (fCLK) with the CSC register.

Caution 6. When stopping the clock, confirm the conditions before clock oscillation is stopped. For details on how to stop the clock, see Table 6 - 8 Conditions Before the Clock Oscillation is Stopped and Flag Settings.

6.3.4 Oscillation stabilization time counter status register (OSTC)

This register indicates the counter value by the X1 clock oscillation stabilization time counter.

The X1 clock oscillation stabilization time can be checked in the following cases:

- If the X1 clock starts oscillation while the main on-chip oscillator clock or subsystem clock is in use as the CPU clock.
- If entry to and then release from the STOP mode proceed while the main on-chip oscillator clock is in use as the CPU clock and the X1 clock is oscillating.

The OSTC register can be read by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset, STOP instruction, or the MSTOP bit (bit 7 of the clock operation status control register (CSC)) being set to 1.

Remark The oscillation stabilization time counter starts counting in the following cases.

- When oscillation of the X1 clock starts (EXCLK, OSCSEL = 0, 1 → MSTOP = 0)
- When the STOP mode is released

Figure 6 - 5 Format of Oscillation Stabilization Time Counter Status Register (OSTC)

Address: FFFA2H

After reset: 00H

R/W: R

Symbol	7	6	5	4	3	2	1	0
OSTC	MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18

MOS	MOS	MOS	MOS	MOS	MOS	MOS	MOS	State of the oscillation stabilization time		
T8	T9	T10	T11	T13	T15	T17	T18		fx = 10 MHz	fx = 20 MHz
0	0	0	0	0	0	0	0	Less than $2^8/fx$	Less than 25.6 μs	Less than 12.8 μs
1	0	0	0	0	0	0	0	$2^8/fx$ min.	25.6 μs min.	12.8 μs min.
1	1	0	0	0	0	0	0	$2^9/fx$ min.	51.2 μs min.	25.6 μs min.
1	1	1	0	0	0	0	0	$2^{10}/fx$ min.	102 μs min.	51.2 μs min.
1	1	1	1	0	0	0	0	$2^{11}/fx$ min.	204 μs min.	102 μs min.
1	1	1	1	1	0	0	0	$2^{13}/fx$ min.	819 μs min.	409 μs min.
1	1	1	1	1	1	0	0	$2^{15}/fx$ min.	3.27 ms min.	1.63 ms min.
1	1	1	1	1	1	1	0	$2^{17}/fx$ min.	13.1 ms min.	6.55 ms min.
1	1	1	1	1	1	1	1	$2^{18}/fx$ min.	26.2 ms min.	13.1 ms min.

Caution 1. After the above time has elapsed, the bits are set to 1 in order from the MOST8 bit and remain 1.


Caution 2. The value counted by the OSTC register will only have reached the oscillation stabilization time setting in the oscillation stabilization time select register (OSTS).

In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the counter value which is to be checked by using the OSTC register.

- If the X1 clock starts oscillation while the main on-chip oscillator clock or subsystem clock is in use as the CPU clock.
- If entry to and then release from the STOP mode proceed while the main on-chip oscillator clock is in use as the CPU clock and the X1 clock is oscillating

Therefore, note that the value counted by the OSTC register will only have reached the oscillation stabilization time setting in the OSTS register after release from the STOP mode.

Caution 3. The X1 clock oscillation stabilization time does not include the time until clock oscillation starts ("a" below).



Remark fx: X1 clock oscillation frequency

6.3.5 Oscillation stabilization time select register (OSTS)

This register is used to select the X1 clock oscillation stabilization time.

When the X1 clock is made to oscillate by clearing the MSTOP bit to start operation of the X1 oscillator, actual operation is automatically delayed for the time set in the OSTS register.

Use the oscillation stabilization time counter status register (OSTC) to confirm that the specified oscillation stabilization time has elapsed when the CPU clock is switched from the main on-chip oscillator clock or the subsystem clock to the X1 clock or entry to and then release from the STOP mode proceed while the main on-chip oscillator clock is in use as the CPU clock and the X1 clock is oscillating. The OSTC register can be used to check the counter value when counting has reached the time set beforehand in the OSTS register.

The OSTS register can be set by an 8-bit memory manipulation instruction.

The value of this register is 07H following a reset.

Figure 6 - 6 Format of Oscillation Stabilization Time Select Register (OSTS)

Address: FFFA3H
After reset: 07H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
OSTS	0	0	0	0	0	OSTS2	OSTS1	OSTS0

OSTS2	OSTS1	OSTS0	Selection of the oscillation stabilization time		
				fx = 10 MHz	fx = 20 MHz
0	0	0	$2^8/f_x$	25.6 μ s	12.8 μ s
0	0	1	$2^9/f_x$	51.2 μ s	25.6 μ s
0	1	0	$2^{10}/f_x$	102 μ s	51.2 μ s
0	1	1	$2^{11}/f_x$	204 μ s	102 μ s
1	0	0	$2^{13}/f_x$	819 μ s	409 μ s
1	0	1	$2^{15}/f_x$	3.27 ms	1.63 ms
1	1	0	$2^{17}/f_x$	13.1 ms	6.55 ms
1	1	1	$2^{18}/f_x$	26.2 ms	13.1 ms

Caution 1. Change the setting of the OSTS register before setting the MSTOP bit of the clock operation status control register (CSC) to 0.


Caution 2. The value counted by the OSTC register will only have reached the oscillation stabilization time setting in the OSTS register.

In the following cases, set the oscillation stabilization time of the OSTS register to the value greater than the counter value which is to be checked by using the OSTC register after the oscillation starts.

- If the X1 clock starts oscillation while the main on-chip oscillator clock or subsystem clock is in use as the CPU clock.
- If entry to and then release from the STOP mode proceed while the main on-chip oscillator clock is in use as the CPU clock and the X1 clock is oscillating.

Therefore, note that the value counted by the OSTC register will only have reached the oscillation stabilization time setting in the OSTS register after release from the STOP mode.

Caution 3. The X1 clock oscillation stabilization time does not include the time until clock oscillation starts (“a” below).



Remark f_x : X1 clock oscillation frequency

6.3.6 Peripheral enable registers 0, 1 (PER0, PER1)

These registers are used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

To use any of the on-chip peripheral modules listed below, the clock supplies to which are controlled by these registers, set the corresponding bit to 1 before making the initial settings of the on-chip peripheral module.

- Realtime clock
- Serial interface IICAn
- A/D converter
- Serial array unit n
- Timer array unit n
- D/A converter
- SNOOZE mode sequencer
- Comparator
- 32-bit interval timer
- DTC
- Serial interface UARTAn
- Remote control signal receiver
- Capacitive sensing unit

Remark n = 0, 1

The PER0 and PER1 registers can be set by a 1-bit or 8-bit memory manipulation instruction.
The value of each of these registers is 00H following a reset.

Figure 6 - 7 Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER0	RTCWEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
	RTCWEN	Control of access to the realtime clock						
	0	The SFRs used by the realtime clock cannot be written.						
	1	The SFRs used by the realtime clock can be read and written.						
	IICA1EN	Control of supply of an input clock to the IICA1 serial interface						
	0	Stops supply of an input clock. • The SFRs used by the IICA1 serial interface cannot be written. • When an SFR used by the IICA1 serial interface is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the IICA1 serial interface can be read and written.						
	ADCEN	Control of supply of an input clock to the A/D converter						
	0	Stops supply of an input clock. • The SFRs used by the A/D converter cannot be written. • When an SFR used by the A/D converter is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the A/D converter can be read and written.						
	IICA0EN	Control of supply of an input clock to the IICA0 serial interface						
	0	Stops supply of an input clock. • The SFRs used by the IICA0 serial interface cannot be written. • When an SFR used by the IICA0 serial interface is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the IICA0 serial interface can be read and written.						
	SAU1EN	Control of supply of an input clock to serial array unit 1						
	0	Stops supply of an input clock. • The SFRs used by serial array unit 1 cannot be written. • When an SFR used by serial array unit 1 is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by serial array unit 1 can be read and written.						
	SAU0EN	Control of supply of an input clock to serial array unit 0						
	0	Stops supply of an input clock. • The SFRs used by serial array unit 0 cannot be written. • When an SFR used by serial array unit 0 is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by serial array unit 0 can be read and written.						

TAU1EN	Control of supply of an input clock to timer array unit 1
0	Stops supply of an input clock. • The SFRs used by timer array unit 1 cannot be written. • When an SFR used by timer array unit 1 is read, the value returned is 00H or 0000H.
1	Enables supply of an input clock. • The SFRs used by timer array unit 1 can be read and written.

TAU0EN	Control of supply of an input clock to timer array unit 0
0	Stops supply of an input clock. • The SFRs used by timer array unit 0 cannot be written. • When an SFR used by timer array unit 0 is read, the value returned is 00H or 0000H.
1	Enables supply of an input clock. • The SFRs used by timer array unit 0 can be read and written.

Caution 1. Be sure to clear the following bits to 0.

30-, 32-, 36-, and 40-pin products: Bits 6 and 1

44-, 48-, 52-, 64-pin products: Bit 1

Caution 2. Do not change the value of a bit of the PER0 register while operation of the corresponding on-chip peripheral module is enabled. Only change a value while the corresponding on-chip peripheral module is stopped.

Figure 6 - 8 Format of Peripheral Enable Register 1 (PER1)

Address: F00FAH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER1	DACEN	SMSSEN	CMPEN	TML32EN	DTCEN	UTAEN	REMCEN	CTSUN
	DACEN	Control of supply of an input clock to the D/A converter						
	0	Stops supply of an input clock. • The SFRs used by the D/A converter cannot be written. • When an SFR used by the D/A converter is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the D/A converter can be read and written.						
	SMSSEN	Control of supply of an input clock to the SNOOZE mode sequencer						
	0	Stops supply of an input clock. • The SFRs used by the SNOOZE mode sequencer cannot be written. • When an SFR used by the SNOOZE mode sequencer is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the SNOOZE mode sequencer can be read and written.						
	CMPEN	Control of supply of an input clock to the comparator						
	0	Stops supply of an input clock. • The SFRs used by the comparator cannot be written. • When an SFR used by the comparator is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the comparator can be read and written.						
	TML32EN	Control of supply of an input clock to the 32-bit interval timer						
	0	Stops supply of an input clock. • The SFRs used by the 32-bit interval timer cannot be written. • When an SFR used by the 32-bit interval timer is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the 32-bit interval timer can be read and written.						
	DTCEN	Control of supply of an input clock to the DTC						
	0	Stops supply of an input clock. • The DTC cannot operate.						
	1	Enables supply of an input clock. • The DTC can operate.						

UTAEN	Control of supply of an input clock to the UARTAn serial interface (n = 0, 1)
0	Stops supply of an input clock. • The SFRs used by the UARTAn serial interface cannot be written. • When an SFR used by the UARTAn serial interface is read, the value returned is 00H or 0000H.
1	Enables supply of an input clock. • The SFRs used by the UARTAn serial interface can be read and written.

REMCEN	Control of supply of an input clock to the remote control signal receiver
0	Stops supply of an input clock. • The SFRs used by the remote control signal receiver cannot be written. • When an SFR used by the remote control signal receiver is read, the value returned is 00H or 0000H.
1	Enables supply of an input clock. • The SFRs used by the remote control signal receiver can be read and written.

CTSUN	Control of supply of an input clock to the capacitive sensing unit
0	Stops supply of an input clock. • The SFRs used by the capacitive sensing unit cannot be written. • When an SFR used by the capacitive touch sensing unit is read, the value returned is 00H or 0000H.
1	Enables supply of an input clock. • The SFRs used by the capacitive sensing unit can be read and written.

Caution 1. Be sure to clear the following bits to 0.

30-pin products: Bits 2 and 1

32-pin products: Bit 2

Caution 2. Do not change the value of a bit of the PER1 register while operation of the corresponding on-chip peripheral module is enabled. Only change a value while the corresponding on-chip peripheral module is stopped.

6.3.7 Subsystem clock supply mode control register (OSMC)

This register is used to reduce power consumption by stopping unnecessary clock functions.

If the RTCLPC bit is set to 1, power consumption can be reduced, because clock supply to the peripheral functions except the realtime clock is stopped in STOP mode or in HALT mode while the CPU is operating with the subsystem clock.

In addition, the OSMC register can be used to select the operating clock for the realtime clock, clock output/buzzer output controller, 32-bit interval timer, serial interfaces UARTA0 and UARTA1, and remote control signal receiver.

The OSMC register can be set by an 8-bit memory manipulation instruction.

The value of this register is undefined following a reset.

Figure 6 - 9 Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F00F3H
After reset: Undefined
R/W: R/W^{Note 1}

Symbol	<7>	6	5	<4>	3	2	1	<0>
OSMC	RTCLPC	0	0	WUTMMCK 0	x	x	0	HIPREC
RTCLPC Note 4	Setting in STOP mode or in HALT mode while the CPU is operating with the subsystem clock.							
0	Enables supply of the subsystem clock to peripheral functions (See Table 23 - 1 to Table 23 - 4 for peripheral functions whose operations are enabled.)							
1	Stops supply of the subsystem clock to peripheral functions other than the realtime clock.							
WUTMMC K0	Selection of the operating clock for the realtime clock, 32-bit interval timer, serial interfaces UARTA0 and UARTA1, remote control signal receiver, and clock output/buzzer output controller							
0	Subsystem clock X							
1	Low-speed on-chip oscillator clock ^{Notes 2, 3}							
HIPREC	State of the high-speed on-chip oscillator clock ^{Notes 5, 6}							
0	The high-speed on-chip oscillator clock is being started at high speed and waiting for the precision of its oscillation to become stable is in progress. ^{Note 7}							
1	The high-speed on-chip oscillator clock is operating with high precision.							

Note 1. Be sure to set bits 6, 5, and 1 to 0. Bits 3, 2, and 0 are read-only. Writing to these bits is ignored.

Note 2. Do not set the WUTMMCK0 bit to 1 while the subsystem clock X is oscillating.

Note 3. Switching between the subsystem clock X and the low-speed on-chip oscillator clock can be enabled by the WUTMMCK0 bit only when all of the realtime clock, 32-bit interval timer, serial interfaces UARTA0 and UARTA1, remote control signal receiver, and clock output/buzzer output function are stopped.

Note 4. When the subsystem clock X is selected (SELLOSC = 0) by bit 0 (SELLOSC) of the CKSEL register and RTCLPC is set to 1, the subsystem clock (f_{SUB}) is stopped. However, when the low-speed on-chip oscillator clock is selected (SELLOSC = 1) and RTCLPC is set to 1, the subsystem clock (f_{SUB}) is not stopped.

Note 5. Undefined while the high-speed on-chip oscillator is stopped.

Note 6. For frequency accuracy of the high-speed on-chip oscillator clock, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** T_A = -40 to +105°C.

Note 7. When the RL78/G23 is released from the STOP mode while the setting for starting the high-speed on-chip oscillator at high speed is in place (WKUPMD.FWKUP = 1), the high-speed on-chip oscillator clock runs at low precision while it is starting up. After the oscillation accuracy stabilization time, the value of the HIPREC bit changes automatically to 1.

The table below shows the frequency of the high-speed on-chip oscillator when FRQSEL3 = 0 and HIPREC = 0.

Setting of FRQSEL2 or HOCODIV2	Setting of FRQSEL1 or HOCODIV1	Setting of FRQSEL0 or HOCODIV0	Frequency of the High-Speed On-Chip Oscillator
0	0	0	16 MHz
0	0	1	8 MHz
0	1	0	4 MHz
0	1	1	2 MHz
1	0	0	Setting prohibited
1	0	1	Setting prohibited

Caution Do not execute a STOP instruction when HIPREC = 0.

Remark x: Undefined

6.3.8 Subsystem clock select register (CKSEL)

The CKSEL register is used to select the subsystem clock X or low-speed on-chip oscillator clock as the subsystem clock.

The CKSEL register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 6 - 10 Format of Subsystem Clock Select Register (CKSEL)

Address: FFFA7H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	<0>
CKSEL	0	0	0	0	0	0	0	SELLOSC

SELLOSC	Selection of the subsystem clock X or low-speed on-chip oscillator clock
0	Subsystem clock X
1	Low-speed on-chip oscillator clock ^{Note}

Note Do not set SELLOSC to 1 when the subsystem clock X (fsx) or XR (fsxR) is operating.

Caution When changing the value of the SELLOSC bit, be sure to set the CSS bit to 0 (selecting f_{MAIN}) and confirm that the value of the CLS bit is 0 before doing so.

6.3.9 High-speed on-chip oscillator frequency select register (HOCODIV)

The HOCODIV register is used to change the frequency of the high-speed on-chip oscillator set in an option byte (000C2H). Note that the selectable frequencies depend on the value of the FRQSEL3 bit of the option byte (000C2H).

The HOCODIV register can be set by an 8-bit memory manipulation instruction.

The value of this register is that set in FRQSEL2 to FRQSEL0 of the option byte (000C2H) following a reset.

Figure 6 - 11 Format of High-Speed On-Chip Oscillator Frequency Select Register (HOCODIV)

Address: F00A8H

After reset: The value set in FRQSEL2 to FRQSEL0 of an option byte (000C2H)

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0

HOCODIV2	HOCODIV1	HOCODIV0	Selection of the high-speed on-chip oscillator clock frequency	
			FRQSEL3 = 0	FRQSEL3 = 1
0	0	0	f _{IH} = 24 MHz	f _{IH} = 32 MHz
0	0	1	f _{IH} = 12 MHz	f _{IH} = 16 MHz
0	1	0	f _{IH} = 6 MHz	f _{IH} = 8 MHz
0	1	1	f _{IH} = 3 MHz	f _{IH} = 4 MHz
1	0	0	Setting prohibited	f _{IH} = 2 MHz
1	0	1	Setting prohibited	f _{IH} = 1 MHz
Other than above			Setting prohibited	

Caution 1. Set the HOCODIV register while ensuring that the voltage is within the usable range for the flash operation mode set in the flash operating mode select register (FLMODE) both before and after the frequency change. For details about the FLMODE register, see 5.2.1 Flash operating mode select register (FLMODE).

Caution 2. Set the HOCODIV register with the high-speed on-chip oscillator clock (f_{IH}) selected as the CPU/peripheral hardware clock (f_{CLK}).

Caution 3. After use of the HOCODIV register to change the frequency, actually switching of the frequency only proceeds after the following transition times have elapsed.

- The CPU/peripheral hardware clock continues to operate at the frequency before the change for up to three cycles.
- Up to three cycles of waiting are required for the CPU/peripheral hardware clock to be at the post-change frequency.

6.3.10 Middle-speed on-chip oscillator frequency select register (MOCODIV)

The MOCODIV register is used to select the frequency of the middle-speed on-chip oscillator.

The MOCODIV register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 6 - 12 Format of Middle-Speed On-Chip Oscillator Frequency Select Register (MOCODIV)

Address: F00F2H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
MOCODIV	0	0	0	0	0	0	MOCODIV1	MOCODIV0

MOCODIV	MOCODIV	Selection of the middle-speed on-chip oscillator clock frequency
1	0	
0	0	4 MHz
0	1	2 MHz
1	0	1 MHz
Other than above		Setting prohibited

Caution Set the MOCODIV register while ensuring that the voltage is within the usable range for the flash operation mode set in the flash operating mode select register (FLMODE) both before and after the frequency change.

6.3.11 High-speed system clock division register (MOSCDIV)

This register is used to select the division ratio of the high-speed system clock.

The MOSCDIV register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 6 - 13 Format of High-Speed System Clock Division Register (MOSCDIV)

Address: F0214H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
MOSCDIV	0	0	0	0	0	MOSCDIV2	MOSCDIV1	MOSCDIV0

MOSCDIV2	MOSCDIV1	MOSCDIV0	Selected division ratio for the high-speed system clock	f _{MX} = 20 MHz
0	0	0	f _{MX}	20 MHz
0	0	1	f _{MX} /2	10 MHz
0	1	0	f _{MX} /4	5 MHz
0	1	1	f _{MX} /8	2.5 MHz
1	0	0	f _{MX} /16	1.25 MHz
Other than above			Setting prohibited	

Caution Set the MOSCDIV register while ensuring that the voltage is within the usable range for the flash operation mode set in the flash operating mode select register (FLMODE) both before and after the frequency change.

6.3.12 High-speed on-chip oscillator trimming register (HIOTRM)

This register is used to adjust the accuracy of the high-speed on-chip oscillator.

The accuracy of the high-speed on-chip oscillator frequency can be adjusted through self-measurement of the frequency by using a timer with high accuracy (timer array unit or 32-bit interval timer) for external clock input or in other ways.

The HIOTRM register can be set by an 8-bit memory manipulation instruction.

Caution The frequency will vary if the temperature and VDD pin voltage change after accuracy adjustment. When the temperature and VDD voltage change, accuracy adjustment must be executed regularly or before the frequency accuracy is required.

Figure 6 - 14 Format of High-Speed On-Chip Oscillator Trimming Register (HIOTRM)

Address: F00A0H
After reset: **Note**
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
HIOTRM	0	0	HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0

HIOTRM5	HIOTRM4	HIOTRM3	HIOTRM2	HIOTRM1	HIOTRM0	High-speed on-chip oscillator
0	0	0	0	0	0	Minimum speed
0	0	0	0	0	1	
0	0	0	0	1	0	
0	0	0	0	1	1	
0	0	0	1	0	0	
⋮						
1	1	1	1	1	0	
1	1	1	1	1	1	
						Maximum speed

Note The value of this register is that adjusted at shipment following a reset.

Remark 1. The HIOTRM register holds a six-bit value used to adjust the high-speed on-chip oscillator with an increment of 1 corresponding to an increase of frequency by about 0.05%.

Remark 2. For the usage example of the HIOTRM register, see the **Application Note for RL78 MCU Series High-speed On-chip Oscillator (HOCO) Clock Frequency Correction (R01AN2833)**.

6.3.13 Middle-speed on-chip oscillator trimming register (MIOTRM)

This register is used to adjust the accuracy of the middle-speed on-chip oscillator.

The accuracy of the middle-speed on-chip oscillator frequency can be adjusted through self-measurement of the frequency by using a timer with high accuracy (timer array unit or 32-bit interval timer) for external clock input or in other ways.

The MIOTRM register can be set by an 8-bit memory manipulation instruction.

The value of this register is 90H following a reset.

Caution The frequency will vary if the temperature and VDD pin voltage change after accuracy adjustment. When the temperature and VDD voltage change, accuracy adjustment must be executed regularly or before the frequency accuracy is required.

Figure 6 - 15 Format of Middle-Speed On-Chip Oscillator Trimming Register (MIOTRM)

Address: F0212H
After reset: 90H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
MIOTRM	MIOTRM7	MIOTRM6	MIOTRM5	MIOTRM4	MIOTRM3	MIOTRM2	MIOTRM1	MIOTRM0
MIOTRM	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	Middle-speed on-chip oscillator
	0	0	0	0	0	0	1	Minimum speed
								↑
	1	0	0	0	1	1	1	
	1	0	0	1	0	0	0	Initial value
	1	0	0	1	0	0	1	
								↓
	1	1	1	1	1	1	0	
	1	1	1	1	1	1	1	Maximum speed

Remark For details about the accuracy adjustment resolution of the middle-speed on-chip oscillator clock, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** T_A = -40 to +105°C.

6.3.14 Low-speed on-chip oscillator trimming register (LIOTRM)

This register is used to adjust the accuracy of the low-speed on-chip oscillator.

The accuracy of the low-speed on-chip oscillator frequency can be adjusted through self-measurement of the frequency by using a timer with high accuracy (timer array unit or 32-bit interval timer) for external clock input or in other ways.

The LIOTRM register can be set by an 8-bit memory manipulation instruction.

The value of this register is 80H following a reset.

Caution The frequency will vary if the temperature and VDD pin voltage change after accuracy adjustment. When the temperature and VDD voltage change, accuracy adjustment must be executed regularly or before the frequency accuracy is required.

Figure 6 - 16 Format of Low-Speed On-Chip Oscillator Trimming Register (LIOTRM)

Address: F0213H
After reset: 80H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
LIOTRM	LIOTRM7	LIOTRM6	LIOTRM5	LIOTRM4	LIOTRM3	LIOTRM2	LIOTRM1	LIOTRM0
LIOTRM7	LIOTRM6	LIOTRM5	LIOTRM4	LIOTRM3	LIOTRM2	LIOTRM1	LIOTRM0	Low-speed on-chip oscillator
0	0	0	0	0	0	0	0	Minimum speed
0	0	0	0	0	0	0	1	↑
0	1	1	1	1	1	1	1	
1	0	0	0	0	0	0	0	Initial value
1	0	0	0	0	0	0	1	↓
1	1	1	1	1	1	1	0	
1	1	1	1	1	1	1	1	Maximum speed

Remark For details about the accuracy adjustment resolution of the low-speed on-chip oscillator clock, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS Ta = -40 to +105°C**.

6.3.15 Standby mode release setting register (WKUPMD)

This register is used to set the operation when the standby mode is released.

The WKUPMD register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 6 - 17 Format of Standby Mode Release Setting Register (WKUPMD)

Address: F0215H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	<0>
WKUPMD	0	0	0	0	0	0	0	FWKUP

FWKUP	Setting for starting the high-speed on-chip oscillator at the times of release from STOP mode and of transitions to SNOOZE mode ^{Notes 1, 2}
0	Starting of the high-speed on-chip oscillator is at normal speed. ^{Note 3}
1	Starting of the high-speed on-chip oscillator is at high speed. ^{Note 3}

Note 1. This setting is only available when the high-speed on-chip oscillator is selected for the CPU clock.

Note 2. This register is initialized when the RL78/G23 is released from STOP mode in response to the generation of a reset signal, so starting of the high-speed on-chip oscillator is at normal speed.

Note 3. For the activation time, see **CHAPTER 23 STANDBY FUNCTION**.

The accuracy of the high-speed on-chip oscillator frequency depends on whether starting of the high-speed on-chip oscillator is at normal speed or at high speed. See **CHAPTER 37 ELECTRICAL CHARACTERISTICS**
TA = -40 to +105°C.

6.4 System Clock Oscillator

6.4.1 X1 oscillator

The X1 oscillator oscillates with a crystal resonator or ceramic resonator (1 to 20 MHz) connected to the X1 and X2 pins. An external clock can also be input. In this case, input the clock signal to the EXCLK pin.

To use the X1 oscillator, set bits 7 and 6 (EXCLK, OSCSEL) of the clock operation mode control register (CMC) as follows.


- Crystal or ceramic oscillation: EXCLK, OSCSEL = 0, 1
- External clock input: EXCLK, OSCSEL = 1, 1

When the X1 oscillator is not used, set the port mode (EXCLK, OSCSEL = 0, 0).

When the pins are not used as port pins, either, see **Table 2 - 3 Connections of Unused Pins**.

Figure 6 - 18 shows Examples of External Circuits for the X1 Oscillator.

Figure 6 - 18 Examples of External Circuits for the X1 Oscillator



(Caution is listed on the next page.)

6.4.2 XT1 oscillator

The XT1 oscillator oscillates with a crystal resonator (32.768 kHz (typ.)) connected to the XT1 and XT2 pins.

To use the XT1 oscillator, set bit 4 (OSCSELS) of the clock operation mode control register (CMC) to 1.

An external clock can also be input. In this case, input the clock signal to the EXCLKS pin. To use the XT1 oscillator, set bits 5 and 4 (EXCLKS, OSCSELS) of the clock operation mode control register (CMC) as follows.


- Crystal oscillation: EXCLKS, OSCSELS = 0, 1
- External clock input: EXCLKS, OSCSELS = 1, 1

When the XT1 oscillator is not used, set the input port mode (EXCLKS, OSCSELS = 0, 0).

When XT1 oscillator is not used, and the pins are not used as input port pins, either, see **Table 2 - 3 Connections of Unused Pins**.

Figure 6 - 19 shows Examples of External Circuits for the XT1 Oscillator.

Figure 6 - 19 Examples of External Circuits for the XT1 Oscillator



Caution When using the X1 oscillator and XT1 oscillator, wire as follows in the area enclosed in broken lines in the Figure 6 - 18 and Figure 6 - 19 to avoid an adverse effect from wiring capacitance.


- Keep the wiring length as short as possible.
- Do not cross the wiring with the other signal lines. Do not route the wiring near a signal line through which a strong fluctuating current flows.
- Always apply the same potential to the ground point for capacitors in the oscillator as that on Vss. Do not ground the capacitors to a ground pattern through which a strong current flows.
- Do not bring a signal line out from the oscillator.

The XT1 oscillator is a circuit with low amplification in order to achieve low power consumption. Note the following points when designing the circuit.

- Pins and circuit boards include parasitic capacitance. Therefore, perform oscillation evaluation using a circuit board to be actually used and confirm that there are no problems.
- When using low power consumption oscillation 2 (AMPHS1, AMPHS0 = 1, 0) or low power consumption oscillation 3 (AMPHS1, AMPHS0 = 1, 1) as the XT1 oscillator mode, sufficiently evaluate the resonator as described in 6.7 Resonator and Oscillator Constants, before using it in either of these modes.
- Make the wiring runs between the XT1 and XT2 pins and the resonator as short as possible to minimize the parasitic capacitance and wiring resistance. Take care with this particularly when low power consumption oscillation 2 (AMPHS1, AMPHS0 = 1, 0) or low power consumption oscillation 3 (AMPHS1, AMPHS0 = 1, 1) is selected.
- Configure the circuit of the circuit board, using material with little parasitic capacitance and wiring resistance.
- Place a ground pattern that has the same potential as Vss as much as possible near the XT1 oscillator.
- Be sure that the signal lines between the XT1 and XT2 pins and the resonator do not cross the other signal lines. Do not route the wiring near a signal line through which a strong fluctuating current flows.
- The impedance between the XT1 and XT2 pins may drop and oscillation may be disturbed due to moisture absorption of the circuit board in a high-humidity environment or dew condensation on the board. When using the circuit board in such an environment, take measures to damp-proof the circuit board, such as by coating.
- When coating the circuit board, use material that does not cause capacitance or leakage between the XT1 and XT2 pins.

Figure 6 - 20 shows examples of incorrect resonator connection.


Figure 6 - 20 Examples of Incorrect Resonator Connection (1/2)



Note Do not place a power supply or GND pattern under the wiring section (section enclosed in broken lines in the figure) of the X1 and X2 pins and the resonator in a multi-layer board or double-sided board.
Do not configure a layout that will cause capacitance elements and affect the oscillation characteristics.

Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert a resistor in series on the XT2 side.

Figure 6 - 20 Examples of Incorrect Resonator Connection (2/2)



Caution When the wiring runs for the X2 and X1 signals are in parallel, crosstalk noise from the X2 signal line may be imposed on the X1 signal, resulting in malfunctions.

Remark When using the subsystem clock, replace X1 and X2 with XT1 and XT2, respectively. Also, insert a resistor in series on the XT2 side.

6.4.3 High-speed on-chip oscillator

The high-speed on-chip oscillator is incorporated in the RL78/G23. The frequency can be selected from among 32, 24, 16, 12, 8, 6, 4, 3, 2, or 1 MHz by using an option byte (000C2H). Oscillation can be controlled by bit 0 (HIOSTOP) of the clock operation status control register (CSC).

The high-speed on-chip oscillator automatically starts oscillating after release from the reset state.

6.4.4 Middle-speed on-chip oscillator

The middle-speed on-chip oscillator is incorporated in the RL78/G23. Oscillation can be controlled by bit 1 (MIOEN) of the clock operation status control register (CSC).

6.4.5 Low-speed on-chip oscillator

The low-speed on-chip oscillator is incorporated in the RL78/G23.

The low-speed on-chip oscillator operates when any of the following conditions is met.

- The watchdog timer is operating.
- The value of one or both of bit 4 (WUTMMCK0) of the subsystem clock supply mode control register (OSMC) and bit 0 (SELLOSC) of the subsystem clock select register (CKSEL) is 1.
- fil is selected as the source clock for use in waiting by the SNOOZE mode sequencer.

The low-speed on-chip oscillator is stopped when the watchdog timer is stopped and both WUTMMCK0 and SELLOSC are set to 0.

6.5 Operations of the Clock Generator


The clock generator generates the following clocks and controls the operation modes of the CPU, such as standby mode (see **Figure 6 - 1**).

- Main system clocks (fMAIN)
 - High-speed system clocks (fMX)
 - X1 clock (fx)
 - External main system clock (fEX)
 - High-speed on-chip oscillator clock (fIH)
 - Middle-speed on-chip oscillator clock (fIM)
- Subsystem clocks (fSUB)
 - XT1 clock (fXT)
 - External subsystem clock (fEXS)
 - Low-speed on-chip oscillator clock (fIL)
- CPU/peripheral hardware clock (fCLK)
- Subsystem clock X (fsx)
- Peripheral clocks
 - High-speed on-chip oscillator peripheral clock (fIHP)
 - Middle-speed on-chip oscillator peripheral clock (fIMP)
 - High-speed peripheral clock (fMXP)
 - Low-speed peripheral clock (fSXP)
 - Subsystem clock XR (fsXR)

The CPU starts operation when the high-speed on-chip oscillator starts outputting after release from the reset state in the RL78/G23.

Clock Generator Operation When Power Supply Voltage is Turned On is shown in **Figure 6 - 21**.

Figure 6 - 21 Clock Generator Operation When Power Supply Voltage is Turned On



<1> When the power is turned on, an internal reset signal is generated by the power-on-reset (POR) circuit.

Note that the reset state is maintained after a reset by the voltage detection circuit or an external reset until the voltage reaches the range of operating voltage described in **37.4 AC Characteristics** (the above figure is an example when the external reset is in use).

<2> When the reset is released, the high-speed on-chip oscillator automatically starts oscillation.

<3> The CPU starts operation with the high-speed on-chip oscillator clock after waiting for the voltage to become stable and a reset processing have been performed after release from the reset state.

<4> Set the start of oscillation of the X1 or XT1 clock via software (see **6.6.2 Example of setting the X1 oscillator clock** and **6.6.3 Example of setting the XT1 oscillator clock**).

<5> When switching the CPU clock to the X1 or XT1 clock, wait for the clock oscillation to become stable, and then make the setting for switching via software (see **6.6.2 Example of setting the X1 oscillator clock** and **6.6.3 Example of setting the XT1 oscillator clock**).

Note 1. The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.

Note 2. When releasing a reset, confirm the oscillation stabilization time for the X1 clock using the oscillation stabilization time counter status register (OSTC).

Note 3. For the reset processing time, see **CHAPTER 25 POWER-ON-RESET CIRCUIT (POR)**.

Caution Waiting for the oscillation stabilization time is not required when external clock input through the EXCLK pin is used.

6.6 Controlling Clocks

6.6.1 Example of setting the high-speed on-chip oscillator

After release from the reset state, the CPU/peripheral hardware clock (fCLK) always starts operating with the high-speed on-chip oscillator clock as the source. The frequency of the high-speed on-chip oscillator can be selected from among 32, 24, 16, 12, 8, 6, 4, 3, 2, or 1 MHz by using FRQSEL0 to FRQSEL3 of an option byte (000C2H). In addition, the frequency can be changed by the high-speed on-chip oscillator frequency select register (HOCODIV).

[Option byte setting]

Address: 000C2H

Option byte (000C2H)	7	6	5	4	3	2	1	0
	CMODE1 0/1	CMODE0 0/1	1	0	FRQSEL3 0/1	FRQSEL2 0/1	FRQSEL1 0/1	FRQSEL0 0/1

FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the high-speed on-chip oscillator
1	0	0	0	32 MHz
0	0	0	0	24 MHz
1	0	0	1	16 MHz
0	0	0	1	12 MHz
1	0	1	0	8 MHz
0	0	1	0	6 MHz
1	0	1	1	4 MHz
0	0	1	1	3 MHz
1	1	0	0	2 MHz
1	1	0	1	1 MHz
Other than above				Setting prohibited

[High-speed on-chip oscillator frequency select register (HOCODIV) setting]

Address: F00A8H

Symbol	7	6	5	4	3	2	1	0
HOCODIV	0	0	0	0	0	HOCODIV2	HOCODIV1	HOCODIV0

HOCODIV2	HOCODIV1	HOCODIV0	Selection of the high-speed on-chip oscillator clock frequency	
			FRQSEL3 = 0	FRQSEL3 = 1
0	0	0	f _{IH} = 24 MHz	f _{IH} = 32 MHz
0	0	1	f _{IH} = 12 MHz	f _{IH} = 16 MHz
0	1	0	f _{IH} = 6 MHz	f _{IH} = 8 MHz
0	1	1	f _{IH} = 3 MHz	f _{IH} = 4 MHz
1	0	0	Setting prohibited	f _{IH} = 2 MHz
1	0	1	Setting prohibited	f _{IH} = 1 MHz
Other than above			Setting prohibited	

6.6.2 Example of setting the X1 oscillator clock

After release from the reset state, the CPU/peripheral hardware clock (fCLK) always starts operating with the high-speed on-chip oscillator clock as the source. To subsequently change the source clock to the X1 oscillator clock, set and start the oscillator by using the oscillation stabilization time select register (OSTS), clock operation mode control register (CMC), and clock operation status control register (CSC), and wait for the oscillation to become stable by using the oscillation stabilization time counter status register (OSTC). After the oscillation becomes stable, set the X1 oscillator clock as the source of fCLK by using the system clock control register (CKC).

[Register settings] Set the registers in the order of <1> to <5> below.

<1> Set the OSCSEL bit of the CMC register to 1 to make the X1 oscillator operate. Also set the AMPH bit to 1 if fx is more than 10 MHz.

	7	6	5	4	3	2	1	0
CMC	EXCLK	OSCSEL	EXCLKS	OSCSELS	XTSEL	AMPHS1	AMPHS0	AMPH
	0	1	0	0	0	0	0	0/1

<2> Use the OSTS register to select the oscillation stabilization time for the X1 oscillator after release from the STOP mode.

Example: Set the register as shown below if waiting is to be for at least 102 μ s with a 10-MHz resonator.

	7	6	5	4	3	2	1	0
OSTS						OSTS2	OSTS1	OSTS0
	0	0	0	0	0	0	1	0

<3> Clear the MSTOP bit of the CSC register to 0 to start X1 oscillation.

	7	6	5	4	3	2	1	0
CSC	MSTOP	XTSTOP					MIOEN	HIOSTOP
	0	1	0	0	0	0	0	0

<4> Use the OSTC register to wait for oscillation of the X1 oscillator to become stable.

Example: Wait until counting has reached the following value if waiting is to be for at least 102 μ s with a 10-MHz resonator.

	7	6	5	4	3	2	1	0
OSTC	MOST8	MOST9	MOST10	MOST11	MOST13	MOST15	MOST17	MOST18
	1	1	1	0	0	0	0	0

<5> Use the MCM0 bit of the CKC register to specify the X1 oscillator clock as the source of the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS	CSS	MCS	MCM0			MCS1	MCM1
	0	0	0	1	0	0	0	0

Caution Set the HOCODIV register while ensuring that the voltage is within the usable range for the flash operation mode set in the flash operating mode select register (FLMODE) both before and after the frequency change. For details about the FLMODE register, see 5.2.1 Flash operating mode select register (FLMODE).

6.6.3 Example of setting the XT1 oscillator clock

After release from the reset state, the CPU/peripheral hardware clock (fCLK) always starts operating with the high-speed on-chip oscillator clock as the source. To subsequently change the source clock to the XT1 oscillator clock, set and start the oscillator by using the subsystem clock supply mode control register (OSMC), clock operation mode control register (CMC), and clock operation status control register (CSC), and set the XT1 oscillator clock as the source of fCLK by using the system clock control register (CKC).

[Register settings] Set the registers in the order of <1> to <5> below.

<1> To select only running the realtime clock by the subsystem clock (for ultra-low current) in STOP mode or in HALT mode while the CPU is also operating with the subsystem clock, set the RTCLPC bit to 1.

	7	6	5	4	3	2	1	0
OSMC	RTCLPC 0/1	0	0	WUTMMCK0 0	x	x	0	HIPREC 0

<2> Set the OSCSELS bit of the CMC register to 1 to make the XT1 oscillator operate. Also set the XTSEL bit to 1 in a product with 30 to 36 pins.

	7	6	5	4	3	2	1	0
CMC	EXCLK 0	OSCSEL 0	EXCLKS 0	OSCSELS 1	XTSEL 0/1	AMPHS1 0/1	AMPHS0 0/1	AMPH 0

AMPHS0 and AMPHS1 bits: These bits are used to specify the oscillation mode of the XT1 oscillator.

<3> Clear the XTSTOP bit of the CSC register to 0 to start XT1 oscillation.

	7	6	5	4	3	2	1	0
CSC	MSTOP 1	XTSTOP 0	0	0	0	0	MIOEN 0	HIOSTOP 0

<4> Include code to wait for oscillation of the subsystem clock to become stable by using a timer or in other ways.

<5> Use the CSS bit of the CKC register to specify the XT1 oscillator clock as the source of the CPU/peripheral hardware clock.

	7	6	5	4	3	2	1	0
CKC	CLS 0	CSS 1	MCS 0	MCM0 0	0	0	MCS1 0	MCM1 0

Remark x: Undefined

6.6.4 State transitions of the CPU clock

Figure 6 - 22 shows the state transitions of the CPU clock in this product.

Figure 6 - 22 State Transitions of the CPU Clock




Table 6 - 2 (1/4) to Table 6 - 2 (4/4) show examples of transitions of the CPU clock and SFR settings.

Table 6 - 2 Examples of Transitions of the CPU Clock and SFR Settings (1/4)

- (1) Transition to state (B) where the CPU is operating with the high-speed on-chip oscillator clock after release from the reset state (A)

Scope of state transitions: (A) → (B)

Clock after Transition	SFR Setting
High-speed on-chip oscillator	SFR setting not required (default state after release from the reset state)

- (2) Transitions to state (B) where the CPU is operating with the high-speed on-chip oscillator clock

Scope of state transitions: (C) → (B), (D) → (B), (E) → (B), (F) → (B)

(Sequence of setting the SFRs) →

SFR Bit to be Set Clock after Transition	CSC Register	Waiting for Oscillation Stabilization	CKC Register		
	HIOSTOP		CSS	MCM0	MCM1
High-speed on-chip oscillator	0	5 μs	0	0	0

Unnecessary if the high-speed
on-chip oscillator clock is already
running

- (3) Transitions to state (C) where the CPU is operating with the middle-speed on-chip oscillator clock

Scope of state transitions: (B) → (C), (D) → (C), (E) → (C), (F) → (C)

(Sequence of setting the SFRs) →

SFR Bit to be Set Clock after Transition	CSC Register	Waiting for Oscillation Stabilization	CKC Register		
	MIOEN		CSS	MCM0	MCM1
Middle-speed on-chip oscillator	1	1 μs	0	0	1

Unnecessary if the middle-speed
on-chip oscillator clock is already
running

Remark (A) to (P) in **Table 6 - 2** correspond to (A) to (P) in **Figure 6 - 22**.

Table 6 - 2 Examples of Transitions of the CPU Clock and SFR Settings (2/4)

(4) Transitions to state (D) where the CPU is operating with the high-speed system clock

Scope of state transitions: (B) → (D), (C) → (D), (E) → (D)^{Note 1}, (F) → (D)

(Sequence of setting the SFRs) →

SFR Bit to be Set Clock after Transition	CMC Register ^{Note 2}			OSTS Register	CSC Register	OSTC Register	CKC Register	
	EXCLK	OSCSEL	AMPH		MSTOP		CSS	MCM0
X1 clock: $1 \text{ MHz} \leq f_x \leq 10 \text{ MHz}$	0	1	0	Note 3	0	Must be checked	0	1
X1 clock: $10 \text{ MHz} < f_x \leq 20 \text{ MHz}$	0	1	1	Note 3	0	Must be checked	0	1
External main clock	1	1	x	Note 3	0	Need not be checked	0	1

Unnecessary if these bits are already set

Unnecessary if the high-speed system clock is already running

Note 1. Products with 30 to 36 pins do not support this transition.**Note 2.** The clock operation mode control register (CMC) can be changed only once after release from the reset state. This register setting is not necessary if it has already been set.
In the products with 30 to 36 pins, set XTSEL to 0.**Note 3.** Set the oscillation stabilization time as follows.

- Desired oscillation stabilization time counted by the oscillation stabilization time counter status register (OSTC) $\leq$ Oscillation stabilization time set by the oscillation stabilization time select register (OSTS)

Caution Set a clock after the supply voltage has reached the operating voltage range for the clock to be set (see CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^\circ\text{C}$).**Remark** (A) to (P) in Table 6 - 2 correspond to (A) to (P) in Figure 6 - 22.

Table 6 - 2 Examples of Transitions of the CPU Clock and SFR Settings (3/4)

(5) Transitions to state (E) where the CPU is operating with the subsystem clock

Scope of state transitions: (B) → (E), (C) → (E), (D) → (E)^{Note 1}

(Sequence of setting the SFRs)

SFR Bit to be Set Clock after Transition	CMC Register ^{Note 2}				CSC Register	Waiting for Oscillation Stabilization	CKC Register
	EXCLKS	OSCSELS	AMPHS1	AMPHS0	XTSTOP		CSS
XT1 clock	0	1	0/1	0/1	0	Necessary	1
External subsystem clock	1	1	x	x	x	Necessary	1

Unnecessary if these bits are already set

Unnecessary if the subsystem
clock is already running**Note 1.** Products with 30 to 36 pins do not support this transition.**Note 2.** The clock operation mode control register (CMC) can be written only once by an 8-bit memory manipulation instruction after release from the reset state.

In the products with 30 to 36 pins, set XTSEL to 1.

(6) Transitions to state (F) where the CPU is operating with the low-speed on-chip oscillator clock

Scope of state transitions: (B) → (F), (C) → (F), (D) → (F)

(Sequence of setting the SFRs)

SFR Bit to be Set Clock after Transition	CKSEL	Oscillation accuracy stabilization time	CKC Register
	SELLOSC		CSS
Low-speed on-chip oscillator	1	80 μs	1

Unnecessary if the low-
speed on-chip oscillator
clock is already running**Remark 1.** x: Don't care.**Remark 2.** (A) to (P) in Table 6 - 2 correspond to (A) to (P) in Figure 6 - 22.

Table 6 - 2 Examples of Transitions of the CPU Clock and SFR Settings (4/4)

- (7) Transitions from the CPU operating mode (B), (C), (D), (E), or (F) to the HALT mode (G), (J), (M), (O), or (P)
 Scope of state transitions: (B) → (G), (C) → (J), (D) → (M), (E) → (O), (F) → (P)

Mode after Transition	Description
HALT mode	Executing a HALT instruction

- (8) Transitions from the CPU operating mode (B), (C), or (D) to the STOP mode (H), (K), or (N)
 Scope of state transitions: (B) → (H), (C) → (K), (D) → (N)

(Setting sequence) →

Mode after Transition	Description			
STOP mode	Stopping peripheral functions that cannot operate in STOP mode	Setting the OSTS register	Confirming the value of the HIPREC bit is 1.	Executing a STOP instruction

When STOP or SNOOZE mode is released

- FWKUP = 0 if the high-speed on-chip oscillator is started at normal speed.
- FWKUP = 1 if the high-speed on-chip oscillator is started at high speed.

Only necessary if the CPU is shifting from the state of operating with the high-speed on-chip oscillator to the STOP mode

Only necessary if the CPU is shifting from the state of operating with the high-speed system clock to the STOP mode

Only necessary if the high-speed on-chip oscillator is started at high speed

- (9) Transitions between a STOP mode (H) or (K) and SNOOZE mode (I) or (L)

For details about the setting for switching from the STOP mode to the SNOOZE mode, see **CHAPTER 23 STANDBY FUNCTION** and descriptions of the SNOOZE mode functions of the on-chip peripheral modules.

Remark (A) to (P) in **Table 6 - 2** correspond to (A) to (P) in **Figure 6 - 22**.

6.6.5 Conditions before changing the CPU clock and processing after changing the CPU clock

The conditions before changing the CPU clock and processing after changing the CPU clock are shown below.

Table 6 - 3 Changing the CPU Clock (1/6)

CPU Clock		Conditions before Change	Processing after Change
Before Change	After Change		
High-speed on-chip oscillator clock	Middle-speed on-chip oscillator clock	The middle-speed on-chip oscillator is operating. • MIOEN = 1	Operating current can be reduced by stopping the high-speed on-chip oscillator (HIOSTOP = 1) after checking that the CPU clock is changed.
	X1 clock	X1 oscillation has become stable. • OSCSEL = 1, EXCLK = 0, MSTOP = 0, XTSEL = 0 ^{Note 1} • The oscillation stabilization time has elapsed.	
	External main system clock	External clock input from the EXCLK pin is enabled. • OSCSEL = 1, EXCLK = 1, MSTOP = 0, XTSEL = 0 ^{Note 1}	
	XT1 clock	XT1 oscillation has become stable. • OSCSELS = 1, EXCLKS = 0, XTSTOP = 0, XTSEL = 1 ^{Note 1} • The oscillation stabilization time has elapsed.	
	External subsystem clock	External clock input from the EXCLKS pin is enabled. • OSCSELS = 1, EXCLKS = 1, XTSTOP = 0, XTSEL = 1 ^{Note 1}	
	Low-speed on-chip oscillator clock	The low-speed on-chip oscillator is selected. • SELLOSC = 1	

Table 6 - 3 Changing the CPU Clock (2/6)

CPU Clock		Conditions before Change	Processing after Change
Before Change	After Change		
Middle-speed on-chip oscillator clock	High-speed on-chip oscillator clock	The high-speed on-chip oscillator is operating. • HIOSTOP = 0	Operating current can be reduced by stopping the middle-speed on-chip oscillator (MIOEN = 0) after checking that the CPU clock is changed.
	X1 clock	X1 oscillation has become stable. • OSCSEL = 1, EXCLK = 0, MSTOP = 0, XTSEL = 0 ^{Note 1} • The oscillation stabilization time has elapsed.	
	External main system clock	External clock input from the EXCLK pin is enabled. • OSCSEL = 1, EXCLK = 1, MSTOP = 0, XTSEL = 0 ^{Note 1}	
	XT1 clock	XT1 oscillation has become stable. • OSCSELS = 1, EXCLKS = 0, XTSTOP = 0, XTSEL = 1 ^{Note 1} • The oscillation stabilization time has elapsed.	
	External subsystem clock	External clock input from the EXCLKS pin is enabled. • OSCSELS = 1, EXCLKS = 1, XTSTOP = 0, XTSEL = 1 ^{Note 1}	
	Low-speed on-chip oscillator clock	The low-speed on-chip oscillator is selected. • SELLOSC = 1	

Table 6 - 3 Changing the CPU Clock (3/6)

CPU Clock		Conditions before Change	Processing after Change
Before Change	After Change		
X1 clock	High-speed on-chip oscillator clock	The high-speed on-chip oscillator is enabled. • HIOSTOP = 0 • The oscillation stabilization time has elapsed.	X1 oscillation can be stopped (MSTOP = 1) after checking that the CPU clock is changed.
	Middle-speed on-chip oscillator clock	The middle-speed on-chip oscillator is operating. • MIOEN = 1	
	External main system clock	Transition is not possible.	—
	XT1 clock ^{Note 2}	XT1 oscillation has become stable. • OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 • The oscillation stabilization time has elapsed.	X1 oscillation can be stopped (MSTOP = 1) after checking that the CPU clock is changed.
	External subsystem clock ^{Note 2}	External clock input from the EXCLKS pin is enabled. • OSCSELS = 1, EXCLKS = 1, XTSTOP = 0	
	Low-speed on-chip oscillator clock	The XT1 oscillator is stopped. The low-speed on-chip oscillator is selected. • SELLOSC = 1	
External main system clock	High-speed on-chip oscillator clock	The high-speed on-chip oscillator is enabled. • HIOSTOP = 0 • The oscillation stabilization time has elapsed.	External main system clock input can be disabled (MSTOP = 1) after checking that the CPU clock is changed.
	Middle-speed on-chip oscillator clock	The middle-speed on-chip oscillator is operating. • MIOEN = 1	
	X1 clock	Transition is not possible.	—
	XT1 clock ^{Note 2}	XT1 oscillation has become stable. • OSCSELS = 1, EXCLKS = 0, XTSTOP = 0 • The oscillation stabilization time has elapsed.	External main system clock input can be disabled (MSTOP = 1) after checking that the CPU clock is changed.
	External subsystem clock ^{Note 2}	External clock input from the EXCLKS pin is enabled. • OSCSELS = 1, EXCLKS = 1, XTSTOP = 0	
	Low-speed on-chip oscillator clock	The XT1 oscillator is stopped. The low-speed on-chip oscillator is selected. SELLOSC = 1	

Table 6 - 3 Changing the CPU Clock (4/6)

CPU Clock		Conditions before Change	Processing after Change
Before Change	After Change		
XT1 clock	High-speed on-chip oscillator clock	The high-speed on-chip oscillator is operating and the high-speed on-chip oscillator clock is selected as the main system clock. • HIOSTOP = 0, MCS = 0, MCS1 = 0	XT1 oscillation can be stopped (XTSTOP = 1) after checking that the CPU clock is changed.
	Middle-speed on-chip oscillator clock	The middle-speed on-chip oscillator is operating and the middle-speed on-chip oscillator clock is selected as the main system clock. • MIOEN = 1, MCS = 0, MCS1 = 1	
	X1 clock ^{Note 2}	X1 oscillation has become stable and the high-speed system clock is selected as the main system clock. • OSCSEL = 1, EXCLK = 0, MSTOP = 0 • The oscillation stabilization time has elapsed. • MCS = 1	
	External main system clock ^{Note 2}	External clock input from the EXCLK pin is enabled and the high-speed system clock is selected as the main system clock. • OSCSEL = 1, EXCLK = 1, MSTOP = 0 • MCS = 1	
	External subsystem clock	Transition is not possible.	—
	Low-speed on-chip oscillator clock	Transition is not possible.	

Table 6 - 3 Changing the CPU Clock (5/6)

CPU Clock		Conditions before Change	Processing after Change
Before Change	After Change		
External subsystem clock	High-speed on-chip oscillator clock	The high-speed on-chip oscillator is operating and the high-speed on-chip oscillator clock is selected as the main system clock. • HIOSTOP = 0, MCS = 0, MCS1 = 0	External subsystem clock input can be disabled (XTSTOP = 1) after checking that the CPU clock is changed.
	Middle-speed on-chip oscillator clock	The middle-speed on-chip oscillator is operating and the middle-speed on-chip oscillator clock is selected as the main system clock. • MIOEN = 1, MCS = 0, MCS1 = 1	
	X1 clock ^{Note 2}	X1 oscillation has become stable and the high-speed system clock is selected as the main system clock. • OSCSEL = 1, EXCLK = 0, MSTOP = 0 • The oscillation stabilization time has elapsed. • MCS = 1	
	External main system clock ^{Note 2}	External clock input from the EXCLK pin is enabled and the high-speed system clock is selected as the main system clock. • OSCSEL = 1, EXCLK = 1, MSTOP = 0 • MCS = 1	
	XT1 clock	Transition is not possible.	—
	Low-speed on-chip oscillator clock	Transition is not possible.	

Table 6 - 3 Changing the CPU Clock (6/6)

CPU Clock		Conditions before Change	Processing after Change
Before Change	After Change		
Low-speed on-chip oscillator clock	High-speed on-chip oscillator clock	The high-speed on-chip oscillator is operating and the high-speed on-chip oscillator clock is selected as the main system clock. • HIOSTOP = 0, MCS = 0, MCS1 = 0	—
	Middle-speed on-chip oscillator clock	The middle-speed on-chip oscillator is operating and the middle-speed on-chip oscillator clock is selected as the main system clock. • MIOEN = 1, MCS = 0, MCS1 = 1	
	X1 clock	X1 oscillation has become stable and the high-speed system clock is selected as the main system clock. • OSCSEL = 1, EXCLK = 0, MSTOP = 0, XTSEL = 0 ^{Note 1} • The oscillation stabilization time has elapsed. • MCS = 1	
	External main system clock	External clock input from the EXCLK pin is enabled and the high-speed system clock is selected as the main system clock. • OSCSEL = 1, EXCLK = 1, MSTOP = 0, XTSEL = 0 ^{Note 1} • MCS = 1	
	XT1 clock	Transition is not possible.	—
	External subsystem clock	Transition is not possible.	

Note 1. Writing to the XTSEL bit is only possible in the products with 30 to 36 pins.

Note 2. Switching to this clock is only possible in the products with 40 to 128 pins.

6.6.6 Time required for switchover of the CPU clock and main system clock

By setting bits 6, 4, 0 (CSS, MCM0, MCM1) of the system clock control register (CKC), the CPU clock can be switched between the main system clock and subsystem clock, the main system clock can be switched between the on-chip oscillator clock and high-speed system clock, and the on-chip oscillator clock can be switched between the high-speed on-chip oscillator clock and middle-speed on-chip oscillator clock.

In actual operation, the clock is not switched immediately after writing to the CKC register; the CPU continues to operate with the prior clock for several clock cycles after writing proceeds (see **Table 6 - 4** to **Table 6 - 7**).

Whether the source of the CPU clock is the main system clock or subsystem clock can be ascertained from bit 7 (CLS) of the CKC register. Whether the source of the main system clock is the high-speed system clock or main on-chip oscillator clock can be ascertained from bit 5 (MCS) of the CKC register. Whether the source of the main on-chip oscillator clock is the high-speed on-chip oscillator clock or middle-speed on-chip oscillator clock can be ascertained from bit 1 (MCS1) of the CKC register.

When the CPU clock is switched, the peripheral hardware clock is also switched.

Table 6 - 4 Maximum Time Required for Main System Clock Switchover

Clock A	Switching directions	Clock B	Remark
foco	←→	fmx	See Table 6 - 5 .
fih	←→	fim	See Table 6 - 6 .
fmain	←→	fsub	See Table 6 - 7 .

Table 6 - 5 Maximum Number of Clock Cycles Required for foco ↔ fmx

Set Value before Switchover		Set Value after Switchover	
MCM0		MCM0	
		0 (fmain = foco)	1 (fmain = fmx)
0 (fmain = foco)	fmx ≥ foco		2 cycles
	fmx < foco		2 foco/fmx cycles
1 (fmain = fmx)	fmx ≥ foco	2 fmx/foco cycles	
	fmx < foco	2 cycles	

Table 6 - 6 Maximum Number of Clock Cycles Required for fih ↔ fim

Set Value before Switchover		Set Value after Switchover	
MCM1		MCM1	
		0 (foco = fih)	1 (foco = fim)
0 (foco = fih)	fim ≥ fih		2 cycles
	fim < fih		2 fih/fim cycles
1 (foco = fim)	fim ≥ fih	2 fim/fih cycles	
	fim < fih	2 cycles	

Table 6 - 7 Maximum Number of Clock Cycles Required for $f_{\text{MAIN}} \leftrightarrow f_{\text{SUB}}$

Set Value before Switchover	Set Value after Switchover	
CSS	CSS	
	0 ($f_{\text{CLK}} = f_{\text{MAIN}}$)	1 ($f_{\text{CLK}} = f_{\text{SUB}}$)
0 ($f_{\text{CLK}} = f_{\text{MAIN}}$)		$1 + 2 f_{\text{MAIN}}/f_{\text{SUB}}$ cycles
1 ($f_{\text{CLK}} = f_{\text{SUB}}$)	3 cycles	

Remark 1. The number of clock cycles listed in **Table 6 - 5**, **Table 6 - 6**, and **Table 6 - 7** is the number of cycles of the CPU clock before switchover.

Remark 2. Calculate the number of clock cycles in **Table 6 - 5**, **Table 6 - 6**, and **Table 6 - 7** by rounding up the number after the decimal position.

Example: When switching the main system clock from the high-speed on-chip oscillator clock (8 MHz selected) to the high-speed system clock (in this case, $f_{\text{IH}} = 8 \text{ MHz}$, $f_{\text{MX}} = 10 \text{ MHz}$)

$$1 + f_{\text{IH}}/f_{\text{MX}} = 1 + 8/10 = 1 + 0.8 = 1.8 \rightarrow 2 \text{ cycles}$$

6.6.7 Conditions before clock oscillation is stopped

The following lists the register flag settings for stopping the clock oscillation (disabling external clock input) and conditions before the clock oscillation is stopped.

When stopping the clock, confirm the conditions before clock oscillation is stopped.

Table 6 - 8 Conditions Before the Clock Oscillation is Stopped and Flag Settings

Clock	Conditions Before Clock Oscillation is Stopped (External Clock Input is Disabled)	Flag Settings of the SFRs
High-speed on-chip oscillator clock	MCS1 = 1, MCS = 1 or CLS = 1 (The CPU is operating with a clock other than the high-speed on-chip oscillator clock.)	HIOSTOP = 1
Middle-speed on-chip oscillator clock	MCS1 = 0, MCS = 1 or CLS = 1 (The CPU is operating with a clock other than the middle-speed on-chip oscillator clock.)	MIOEN = 0
X1 clock	MCS = 0 or CLS = 1 (The CPU is operating with a clock other than the high-speed system clock.)	MSTOP = 1
External main system clock		
XT1 clock	CLS = 0 (The CPU is operating with a clock other than the subsystem clock.)	XTSTOP = 1
External subsystem clock		
Low-speed on-chip oscillator clock ^{Note}	CLS = 0 (The CPU is operating with a clock other than the low-speed on-chip oscillator clock.)	SELOSC = 0 WUTMMCK0 = 0

Note The low-speed on-chip oscillator clock is not stopped while the WDT is operating or when fil is selected as the source clock for use in waiting by the SNOOZE mode sequencer.

6.7 Resonator and Oscillator Constants

For the resonators for which operation has been verified and their oscillator constants (reference values), see the target product page on the Renesas Web site.

Caution 1. The constants for these oscillator circuits are reference values based on specific environments set up for evaluation by the manufacturers. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board.

Furthermore, if you are switching from a different product to this microcontroller, and whenever you change the board, again request evaluation by the manufacturer of the oscillator circuit mounted on the new board.

Caution 2. The oscillation voltage and oscillation frequency only indicate the oscillator characteristic. Use the RL78 microcontroller so that the internal operation conditions are within the specifications of the DC and AC characteristics.

Figure 6 - 23 Examples of External Circuits



CHAPTER 7 TIMER ARRAY UNIT (TAU)

The number of units or channels of the timer array unit differs, depending on the product.


Units	Channels	30-, 32-, 36-, 40-, 44-, 48-, 52-, and 64-pin	80- and 100-pin	128-pin
Unit 0	Channel 0	√	√	√
	Channel 1	√	√	√
	Channel 2	√	√	√
	Channel 3	√	√	√
	Channel 4	√	√	√
	Channel 5	√	√	√
	Channel 6	√	√	√
	Channel 7	√	√	√
Unit 1	Channel 0	—	√	√
	Channel 1	—	√	√
	Channel 2	—	√	√
	Channel 3	—	√	√
	Channel 4	—	—	√
	Channel 5	—	—	√
	Channel 6	—	—	√
	Channel 7	—	—	√

Caution 1. The presence or absence of timer I/O pins depends on the product. See Table 7 - 2 Timer I/O Pins Provided in Each Product for details.

Caution 2. Most of the following descriptions in this chapter use the 128-pin products as an example.

The timer array unit has eight 16-bit timers.

Each 16-bit timer is called a channel and can be used as an independent timer. In addition, two or more channels can be used to create a high-accuracy timer.



For details about each function, see the table below.

Independent channel operation function	Simultaneous channel operation function
- Interval timer (→ refer to 7.8.1) - Square wave output (→ refer to 7.8.1) - External event counter (→ refer to 7.8.2) - Divider^{Note} (→ refer to 7.8.3) - Input pulse interval measurement (→ refer to 7.8.4) - Measurement of high-/low-level width of input signal (→ refer to 7.8.5) - Delay counter (→ refer to 7.8.6)	- One-shot pulse output (→ refer to 7.9.1) - PWM output (→ refer to 7.9.2) - Multiple PWM output (→ refer to 7.9.3)

Note Only channel 0 of unit 0 supports this.

It is possible to use the 16-bit timer of channels 1 and 3 of the units 0 and 1 as two 8-bit timers (higher and lower). The functions that can use channels 1 and 3 as 8-bit timers are as follows:

- Interval timer (upper or lower 8-bit timer)/square wave output (lower 8-bit timer only)
- External event counter (lower 8-bit timer only)
- Delay counter (lower 8-bit timer only)

Channel 7 of unit 0 can be used to realize LIN-bus communication operating in combination with UART2 of the serial array unit.

7.1 Functions of Timer Array Unit


Timer array unit has the following functions.

7.1.1 Independent channel operation function

By operating a channel independently, it can be used for the following purposes without being affected by the operation mode of other channels.


(1) Interval timer

Each timer of a unit can be used as a reference timer that generates an interrupt (INTTMmn) at fixed intervals.




(2) Square wave output

A toggle operation is performed each time INTTMmn interrupt is generated and a square wave with a duty factor of 50% is output from a timer output pin (TOMn).




(3) External event counter

Each timer of a unit can be used as an event counter that generates an interrupt when the number of the valid edges of a signal input to the timer input pin (TIMn) has reached a specific value.




(4) Divider function (only channel 0 of unit 0)

A clock input from a timer input pin (TI00) is divided and output from an output pin (TO00).



(5) Input pulse interval measurement


Counting is started by the valid edge of a pulse signal input to a timer input pin (TIMn). The count value of the timer is captured at the valid edge of the next pulse. In this way, the interval of the input pulse can be measured.



(Remarks are listed on the next page.)


(6) Measurement of high-/low-level width of input signal

Counting is started by a single edge of the signal input to the timer input pin (TImn), and the count value is captured at the other edge. In this way, the high-level or low-level width of the input signal can be measured.



(7) Delay counter

Counting is started at the valid edge of the signal input to the timer input pin (TImn), and an interrupt is generated after any delay period.



Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)


Remark 2. The presence or absence of timer I/O pins of channel 0 to 7 depends on the product. See **Table 7 - 2 Timer I/O Pins Provided in Each Product** for details.

7.1.2 Simultaneous channel operation function

By using the combination of a master channel (a reference timer mainly controlling the cycle) and slave channels (timers operating according to the master channel), channels can be used for the following purposes.


(1) One-shot pulse output

Two channels are used as a set to generate a one-shot pulse with a specified output timing and a specified pulse width.




(2) PWM (Pulse Width Modulation) output

Two channels are used as a set to generate a pulse with a specified period and a specified duty factor.



(3) Multiple PWM (Pulse Width Modulation) output

By extending the PWM function and using one master channel and two or more slave channels, up to seven types of PWM signals that have a specific period and a specified duty factor can be generated.



Caution For details about the rules of simultaneous channel operation function, see 7.4.1 Basic rules of simultaneous channel operation function.

Remark m: Unit number ($m = 0, 1$), n: Channel number ($n = 0$ to 7),
p, q: Slave channel number ($n < p < q \leq 7$)

7.1.3 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels. This function can only be used for channels 1 and 3.

Caution There are several rules for using 8-bit timer operation function.
For details, see 7.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only).

7.1.4 LIN-bus supporting function (channel 7 of unit 0 only)

Timer array unit is used to check whether signals received in LIN-bus communication match the LIN-bus communication format.

(1) Detection of wakeup signal

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD2) of UART2 and the count value of the timer is captured at the rising edge. In this way, a low-level width can be measured. If the low-level width is greater than a specific value, it is recognized as a wakeup signal.

(2) Detection of break field

The timer starts counting at the falling edge of a signal input to the serial data input pin (RxD2) of UART2 after a wakeup signal is detected, and the count value of the timer is captured at the rising edge. In this way, a low-level width is measured. If the low-level width is greater than a specific value, it is recognized as a break field.

(3) Measurement of pulse width of sync field

After a break field is detected, the low-level width and high-level width of the signal input to the serial data input pin (RxD2) of UART2 are measured. From the bit interval of the sync field measured in this way, a baud rate is calculated.

Remark For details about setting up the operations used to implement the LIN-bus, see 7.3.15 Input switch control register (ISC) and 7.8.5 Operation for input signal high-/low-level width measurement.

7.2 Configuration of Timer Array Unit

Timer array unit includes the following hardware.

Table 7 - 1 Configuration of Timer Array Unit

Item	Configuration
Timer/counter	Timer counter register mn (TCRmn)
Register	Timer data register mn (TDRmn)
Timer input	TI00 to TI07, TI10 to TI17 ^{Note 1} , RxD2 pin (for LIN-bus)
Timer output	TO00 to TO07, TO10 to TO17 pins ^{Note 1} , output controller
Control registers	<Registers of unit setting block> • Peripheral enable register 0 (PER0) • Peripheral reset control register 0 (PRR0) • Timer clock select register m (TPSm) • Timer channel enable status register m (TEm) • Timer channel start register m (TSM) • Timer channel stop register m (TTm) • Timer input select register 0 (TIS0) • Timer input select register 1 (TIS1) • Timer output enable register m (TOEm) • Timer output register m (TOM) • Timer output level register m (TOLm) • Timer output mode register m (TOMm) <Registers of each channel> • Timer mode register mn (TMRmn) • Timer status register mn (TSRmn) • Input switch control register (ISC) • Noise filter enable registers 1, 2 (NFEN1, NFEN2) • Port function output enable registers (PFOEx)^{Note 2} • Port mode control A registers (PMCAxx)^{Note 2} • Port mode control T registers (PMCTxx)^{Note 2} • Port mode control E registers (PMCEEx)^{Note 2} • Port mode registers (PMxx)^{Note 2} • Port registers (Pxx)^{Note 2}

Note 1. The presence or absence of timer I/O pins of channel 0 to 7 depends on the product. See **Table 7 - 2 Timer I/O Pins Provided in Each Product** for details.

Note 2. The port mode control A registers (PMCAxx), port mode control T registers (PMCTxx), port mode control E registers (PMCEEx), port function output enable register 0 (PFOE0), port mode registers (PMxx), and port registers (Pxx) to be set differ depending on the product. For details, see **4.5.4 Examples of register settings for port and alternate functions**.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

The presence or absence of timer I/O pins in each timer array unit channel depends on the product.

Table 7 - 2 Timer I/O Pins Provided in Each Product

Timer array unit channels		I/O Pins of Each Product							
		128-pin	100-pin	80-pin	64-pin	52-pin	44- and 48-pin	40-pin	30-, 32-, and 36-pin
Unit 0	Channel 0	TI00, TO00							
	Channel 1	TI01/TO01							
	Channel 2	TI02/TO02							
	Channel 3	TI03/TO03							
	Channel 4	TI04/TO04			(TI04/TO04)				
	Channel 5	TI05/TO05		TI05/TO05		(TI05/TO05)			
	Channel 6	TI06/TO06		TI06/TO06		(TI06/TO06)			
	Channel 7	TI07/TO07		TI07/TO07				(TI07/TO07)	
Unit 1	Channel 0	TI10/TO10			x	x	x	x	x
	Channel 1	TI11/TO11			x	x	x	x	x
	Channel 2	TI12/TO12			x	x	x	x	x
	Channel 3	TI13/TO13			x	x	x	x	x
	Channel 4	TI14/TO14	x	x	x	x	x	x	x
	Channel 5	TI15/TO15	x	x	x	x	x	x	x
	Channel 6	TI16/TO16	x	x	x	x	x	x	x
	Channel 7	TI17/TO17	x	x	x	x	x	x	x


Remark 1. When timer input and timer output are shared by the same pin, either only timer input or only timer output can be used.

Remark 2. x: The channel is not available.

Remark 3. Pins in the parentheses indicate an alternate port when the bit 0 of the peripheral I/O redirection register (PIOR) is set to 1.

Figure 7 - 1 shows the block diagram of the timer array unit.

Figure 7 - 1 Entire Configuration of Timer Array Unit 0 (Example: 64-Pin Products)



Remark f_{SUB} : Subsystem clock frequency
 f_{IL} : Low-speed on-chip oscillator clock frequency
 f_{IMP} : Middle-speed on-chip oscillator peripheral clock frequency

Figure 7 - 2 Internal Block Diagram of Channel 0 of Timer Array Unit 0




Figure 7 - 3 Internal Block Diagram of Channel 1 of Timer Array Unit 0





Figure 7 - 4 Internal Block Diagram of Channels 2, 4, and 6 of Timer Array Unit 0



Remark n = 2, 4, 6

Figure 7 - 5 Internal Block Diagram of Channel 3 of Timer Array Unit 0




Figure 7 - 6 Internal Block Diagram of Channel 5 of Timer Array Unit 0





Figure 7 - 7 Internal Block Diagram of Channel 7 of Timer Array Unit 0



7.2.1 Timer counter register mn (TCRmn)


The TCRmn register is a 16-bit read-only register used to count clocks.

The value of this counter is incremented or decremented in synchronization with the rising edge of a count clock.

Whether the counter is incremented or decremented depends on the operation mode that is selected by the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn) (refer to **7.3.4 Timer mode register mn (TMRmn)**).

Figure 7 - 8 Format of Timer Counter Register mn (TCRmn)

Address: F0180H, F0181H (TCR00) to F018EH, F018FH (TCR07), F01C0H, F01C1H (TCR10) to F01CEH, F01CFH (TCR17)
 After reset: FFFFH
 R/W: R



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

The count value can be read by reading timer counter register mn (TCRmn).

The count value is set to FFFFH in the following cases.

- When the reset signal is generated
- When the TAUmRES bit of peripheral reset control register 0 (PRR0) is cleared
- When counting of the slave channel has been completed in the PWM output mode
- When counting of the slave channel has been completed in the delay count mode
- When counting of the master/slave channel has been completed in the one-shot pulse output mode
- When counting of the slave channel has been completed in the multiple PWM output mode

The count value is cleared to 0000H in the following cases.

- When the start trigger is input in the capture mode
- When capturing has been completed in the capture mode

Caution The count value is not captured to timer data register mn (TDRmn) even when the TCRmn register is read.

The value read from the TCRmn register varies depending on the change to the operation mode and operating state as shown in the table below.

Table 7 - 3 Timer Counter Register mn (TCRmn) Read Value in Various Operation Modes

Operation Mode	Count Mode	Value Read from the Timer Counter Register mn (TCRmn) ^{Note}			
		Value when the operation mode is changed after releasing reset	Value when count operation is temporarily stopped (TTmn = 1)	Value when the operation mode is changed after count operation was temporarily stopped (TTmn = 1)	Value when waiting for a start trigger after one count
Interval timer mode	Countdown	FFFFH	Value when counting is stopped	Undefined	—
Capture mode	Count-up	0000H	Value when counting is stopped	Undefined	—
Event counter mode	Countdown	FFFFH	Value when counting is stopped	Undefined	—
One-count mode	Countdown	FFFFH	Value when counting is stopped	Undefined	FFFFH
Capture & one-count mode	Count-up	0000H	Value when counting is stopped	Undefined	Captured value of TDRmn register + 1

Note This indicates the value read from the TCRmn register when channel n has stopped operating as a timer (TEmn = 0) and has been enabled to operate as a counter (TSmn = 1). The read value is held in the TCRmn register until the count operation starts.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.2.2 Timer data register mn (TDRmn)

This is a 16-bit register from which a capture function and a compare function can be selected.

The capture or compare function can be switched by selecting an operation mode by using the MDmn3 to MDmn0 bits of timer mode register mn (TMRmn).

The value of the TDRmn register can be changed at any time.

This register can be read or written in 16-bit units.

In addition, for the TDRm1 and TDRm3 registers, while in the 8-bit timer mode (when the SPLITm1, SPLITm3 bits of timer mode registers m1 and m3 (TMRm1, TMRm3) are 1), it is possible to read and write the data in 8-bit units, with TDRm1H and TDRm3H used as the higher 8 bits, and TDRm1L and TDRm3L used as the lower 8 bits.

The value of this register is 0000H following a reset.

Figure 7 - 9 Format of Timer Data Register mn (TDRmn) (n = 0, 2, 4 to 7)

Address: FFF18H, FFF19H (TDR00), FFF64H, FFF65H (TDR02), FFF68H, FFF69H (TDR04) to FFF6EH, FFF6FH (TDR07), FFF70H, FFF71H (TDR10), FFF74H, FFF75H (TDR12), FFF78H, FFF79H (TDR14) to FFF7EH, FFF7FH (TDR17)
 After reset: 0000H
 R/W: R/W





Figure 7 - 10 Format of Timer Data Register mn (TDRmn) (n = 1, 3)

Address: FFF1AH, FFF1BH (TDR01), FFF66H, FFF67H (TDR03), FFF72H, FFF73H (TDR11), FFF76H, FFF77H (TDR13)
 After reset: 0000H
 R/W: R/W



(i) When timer data register mn (TDRmn) is used as compare register

Counting down is started from the value set to the TDRmn register. When the count value reaches 0000H, an interrupt signal (INTTMmn) is generated. The TDRmn register holds its value until it is rewritten.

Caution The TDRmn register does not perform a capture operation even if a capture trigger is input, when it is set to the compare function.

(ii) When timer data register mn (TDRmn) is used as capture register

The count value of timer counter register mn (TCRmn) is captured to the TDRmn register when the capture trigger is input.

A valid edge of the TImn pin can be selected as the capture trigger. This selection is made by timer mode register mn (TMRmn).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.3 Registers to Control the Timer Array Unit

The following registers are used to control the timer array unit.

- Peripheral enable register 0 (PER0)
- Peripheral reset control register 0 (PRR0)
- Timer clock select register m (TPSm)
- Timer mode register mn (TMRmn)
- Timer status register mn (TSRmn)
- Timer channel enable status register m (TEm)
- Timer channel start register m (TSM)
- Timer channel stop register m (TTm)
- Timer input select register 0 (TIS0)
- Timer input select register 1 (TIS1)
- Timer output enable register m (TOEm)
- Timer output register m (TOM)
- Timer output level register m (TOLm)
- Timer output mode register m (TOMm)
- Input switch control register (ISC)
- Noise filter enable registers 1, 2 (NFEN1, NFEN2)
- Port mode control A registers (PMCAxx)
- Port mode control T registers (PMCTxx)
- Port mode control E registers (PMCExx)
- Port mode registers (PMxx)
- Port registers (Pxx)
- Port function output enable registers (PFOEx)

Caution Which registers and bits are included depends on the product. Be sure to set bits that are not mounted to their initial values.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.3.1 Peripheral enable register 0 (PER0)

The PER0 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

If timer array unit 0 is to be used, be sure to set bit 0 (TAU0EN) of this register to 1.

If timer array unit 1 is to be used, be sure to set bit 1 (TAU1EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 7 - 11 Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER0	RTCWEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN
TAU1EN Control of supply of an input clock to timer array unit 1								
0 Stops supply of an input clock.								
• The SFRs used by timer array unit 1 cannot be written.								
• When an SFR used by timer array unit 1 is read, the value returned is 00H or 0000H.								
1 Enables supply of an input clock.								
• The SFRs used by timer array unit 1 can be read and written.								
TAU0EN Control of supply of an input clock to timer array unit 0								
0 Stops supply of an input clock.								
• The SFRs used by timer array unit 0 cannot be written.								
• When an SFR used by timer array unit 0 is read, the value returned is 00H or 0000H.								
1 Enables supply of an input clock.								
• The SFRs used by timer array unit 0 can be read and written.								

Caution 1. When setting a timer array unit, make sure that the setting of the TAUmEN bit is 1 before setting the following registers. If TAUmEN = 0, the values of the registers which control the timer array unit are cleared to 00H and writing to them is ignored (except for timer input select registers 0, 1 (TIS0, TIS1), input switch control register (ISC), noise filter enable registers 1, 2 (NFEN1, NFEN2), port mode control A registers 0, 1 (PMCA0, PMCA1), port mode control T registers 0, 3, 6 (PMCT0, PMCT3, PMCT6), port mode control E registers 0, 1 (PMCE0, PMCE1), port mode registers 0, 1, 3, 4, 6, 10, 14 (PM0, PM1, PM3, PM4, PM6, PM10, PM14), port registers 0, 1, 3, 4, 6, 10, 14 (P0, P1, P3, P4, P6, P10, P14), and port function output enable register 0 (PFOE0)).

- Timer clock select register m (TPSm)
- Timer mode register mn (TMRmn)
- Timer status register mn (TSRmn)
- Timer channel enable status register m (TEm)
- Timer channel start register m (TSM)
- Timer channel stop register m (TTm)
- Timer output enable register m (TOEm)
- Timer output register m (TOM)
- Timer output level register m (TOLm)
- Timer output mode register m (TOMm)

Caution 2. The functions that are mounted depend on the product. For details on the PER0 register, see the description in CHAPTER 6 CLOCK GENERATOR.

7.3.2 Peripheral reset control register 0 (PRR0)

The PRR0 register is used to control resetting of the on-chip peripheral modules. Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

To place timer array unit 0 in the reset state, be sure to set bit 0 (TAU0RES) of this register to 1.

To place timer array unit 1 in the reset state, be sure to set bit 1 (TAU1RES) of this register to 1.

The PRR0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 7 - 12 Format of Peripheral Reset Control Register 0 (PRR0)

Address: F00F1H

After reset: 00H

R/W: R/W

Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PRR0	0	IICA1RES	ADCRES	IICA0RES	SAU1RES	SAU0RES	TAU1RES	TAU0RES
TAU1RES	Control resetting of timer array unit 1							
0	Timer array unit 1 is released from the reset state.							
1	Timer array unit 1 is in the reset state. • The SFRs for use with timer array unit 1 are initialized.							
TAU0RES	Control resetting of timer array unit 0							
0	Timer array unit 0 is released from the reset state.							
1	Timer array unit 0 is in the reset state. • The SFRs for use with timer array unit 0 are initialized.							

Caution The functions that are mounted depend on the product. For details on the PRR0 register, see the description in CHAPTER 24 RESET FUNCTION.

7.3.3 Timer clock select register m (TPSm)

The TPSm register is a 16-bit register used to select two types or four types of operation clocks (CKm0, CKm1, CKm2, CKm3) that are commonly supplied to each channel. CKm0 is selected by using bits 3 to 0 of the TPSm register, and CKm1 is selected by using bits 7 to 4 of the TPSm register. In addition, only for channels 1 and 3, CKm2 and CKm3 can be also selected. CKm2 is selected by using bits 9 and 8 of the TPSm register, and CKm3 is selected by using bits 13 and 12 of the TPSm register.

Rewriting of the TPSm register during timer operation is possible only in the following cases.

If the PRSm00 to PRSm03 bits can be rewritten ($n = 0$ to 7):

All channels for which CKm0 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 0) are stopped (TEmn = 0).

If the PRSm10 to PRSm13 bits can be rewritten ($n = 0$ to 7):

All channels for which CKm1 is selected as the operation clock (CKSmn1, CKSmn0 = 0, 1) are stopped (TEmn = 0).

If the PRSm20 and PRSm21 bits can be rewritten ($n = 1, 3$):

All channels for which CKm2 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 0) are stopped (TEmn = 0).

If the PRSm30 and PRSm31 bits can be rewritten ($n = 1, 3$):

All channels for which CKm3 is selected as the operation clock (CKSmn1, CKSmn0 = 1, 1) are stopped (TEmn = 0).

The TPSm register can be set by a 16-bit memory manipulation instruction.

The value of this register is 0000H following a reset.

Figure 7 - 13 Format of Timer Clock Select Register m (TPSm) (1/2)

Address: F01B6H, F01B7H (TPS0), F01F6H, F01F7H (TPS1)

After reset: 0000H

R/W: R/W

Symbol	15		14		13		12		11		10		9		8	
TPSm	0		0		PRSm31		PRSm30		0		0		PRSm21		PRSm20	
7		6		5		4		3		2		1		0		
PRSm13		PRSm12		PRSm11		PRSm10		PRSm03		PRSm02		PRSm01		PRSm00		
PRS mk3	PRS mk2	PRS mk1	PRS mk0		Selection of operation clock (CKmk) ^{Note} (k = 0, 1)											
					fCLK = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fCLK = 20 MHz	fCLK = 32 MHz							
0	0	0	0	fCLK	2 MHz	5 MHz	10 MHz	20 MHz	32 MHz							
0	0	0	1	fCLK/2	1 MHz	2.5 MHz	5 MHz	10 MHz	16 MHz							
0	0	1	0	fCLK/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	8 MHz							
0	0	1	1	fCLK/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz	4 MHz							
0	1	0	0	fCLK/2 ⁴	125 kHz	313 kHz	625 kHz	1.25 MHz	2 MHz							
0	1	0	1	fCLK/2 ⁵	62.5 kHz	156 kHz	313 kHz	625 kHz	1 MHz							
0	1	1	0	fCLK/2 ⁶	31.3 kHz	78.1 kHz	156 kHz	313 kHz	500 kHz							
0	1	1	1	fCLK/2 ⁷	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz	250 kHz							
1	0	0	0	fCLK/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	125 kHz							
1	0	0	1	fCLK/2 ⁹	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz	62.5 kHz							
1	0	1	0	fCLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	31.3 kHz							
1	0	1	1	fCLK/2 ¹¹	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz	15.6 kHz							
1	1	0	0	fCLK/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	7.81 kHz							
1	1	0	1	fCLK/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz	3.91 kHz							
1	1	1	0	fCLK/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.95 kHz							
1	1	1	1	fCLK/2 ¹⁵	61.0 Hz	153 Hz	305 Hz	610 Hz	977 Hz							

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 00FFH).

Caution 1. Be sure to clear bits 15, 14, 11, 10 to 0.

Caution 2. If fCLK (undivided) is selected as the operation clock (CKmk) and TDRnm is set to 0000H (n = 0, 1, m = 0 to 7), interrupt requests output from timer array units cannot be used.

Remark 1. fCLK: CPU/peripheral hardware clock frequency

Remark 2. Waveform of the clock to be selected in the TPSm register which becomes high level for one period of fCLK from its rising edge (m = 1 to 15). For details, see 7.5.1 Count clock (fCLK).

Figure 7 - 13 Format of Timer Clock Select Register m (TPSm) (2/2)

Address: F01B6H, F01B7H (TPS0), F01F6H, F01F7H (TPS1)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TPSm	0	0	PRSm31	PRSm30	0	0	PRSm21	PRSm20

	7	6	5	4	3	2	1	0
	PRSm13	PRSm12	PRSm11	PRSm10	PRSm03	PRSm02	PRSm01	PRSm00

PRSm21	PRSm20	Selection of operation clock (CKm2) ^{Note}					
			fCLK = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fCLK = 20 MHz	fCLK = 32 MHz
0	0	fCLK/2	1 MHz	2.5 MHz	5 MHz	10 MHz	16 MHz
0	1	fCLK/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	8 MHz
1	0	fCLK/2 ⁴	125 kHz	313 kHz	625 kHz	1.25 MHz	2 MHz
1	1	fCLK/2 ⁶	31.3 kHz	78.1 kHz	156 kHz	313 kHz	500 kHz

PRSm31	PRSm30	Selection of operation clock (CKm3) ^{Note}					
			fCLK = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fCLK = 20 MHz	fCLK = 32 MHz
0	0	fCLK/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	125 kHz
0	1	fCLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	31.3 kHz
1	0	fCLK/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	7.81 kHz
1	1	fCLK/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.95 kHz

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), stop timer array unit (TTm = 00FFH).

The timer array unit must also be stopped if the operating clock (fMCK) or the valid edge of the signal input from the TImn pin is selected.

Caution Be sure to clear bits 15, 14, 11, 10 to 0.

By using channels 1 and 3 in the 8-bit timer mode and specifying CKm2 or CKm3 as the operation clock, the interval times shown in **Table 7 - 4** can be achieved by using the interval timer function.

Table 7 - 4 Interval Times Available for Operation Clock CKSm2 or CKSm3

Clock		Interval time ^{Note} (fCLK = 32 MHz)			
		10 μ s	100 μ s	1 ms	10 ms
CKm2	fCLK/2	√	—	—	—
	fCLK/2 ²	√	—	—	—
	fCLK/2 ⁴	√	√	—	—
	fCLK/2 ⁶	√	√	—	—
CKm3	fCLK/2 ⁸	—	√	√	—
	fCLK/2 ¹⁰	—	√	√	—
	fCLK/2 ¹²	—	—	√	√
	fCLK/2 ¹⁴	—	—	√	√

Note The margin is within 5%.

Remark 1. fCLK: CPU/peripheral hardware clock frequency

Remark 2. For details of a signal of fCLK/2ⁱ selected with the TPSPm register, see **7.5.1 Count clock (fTCLK)**.

7.3.4 Timer mode register mn (TMRmn)

The TMRmn register sets an operation mode of channel n. This register is used to select the operation clock (fMCK), select the count clock, select the master/slave, select the 16 or 8-bit timer (only for channels 1 and 3), specify the start trigger and capture trigger, select the valid edge of the timer input, and specify the operation mode (interval, capture, event counter, one-count, or capture and one-count).

Rewriting the TMRmn register is prohibited when the register is in operation (when TEMn = 1). However, bits 7 and 6 (CISmn1, CISmn0) can be rewritten even while the register is operating with some functions (when TEMn = 1). For details, see **7.8 Independent Channel Operation Function of Timer Array Unit** and **7.9 Simultaneous Channel Operation Function of Timer Array Unit**.

The TMRmn register can be set by a 16-bit memory manipulation instruction.

The value of this register is 0000H following a reset.

Caution **The bit function assigned to bit 11 of the TMRmn register depends on the channel.**
TMRm2, TMRm4, TMRm6: MASTERmn bit (n = 2, 4, 6)
TMRm1, TMRm3: SPLITmn bit (n = 1, 3)
TMRm0, TMRm5, TMRm7: Fixed to 0

Figure 7 - 14 Format of Timer Mode Register mn (TMRmn) (1/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07), F01D0H, F01D1H (TMR10) to F01DEH, F01DFH (TMR17)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 2, 4, 6)	CKSmn1	CKSmn0	0	CCSmn	MASTERmn	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 1, 3)	CKSmn1	CKSmn0	0	CCSmn	SPLITmn	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 0, 5, 7)	CKSmn1	CKSmn0	0	CCSmn	0 ^{Note}	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

CKSmn1	CKSmn0	Selection of operation clock (fmck) of channel n
0	0	Operation clock CKm0 set by timer clock select register m (TPSm)
0	1	Operation clock CKm2 set by timer clock select register m (TPSm)
1	0	Operation clock CKm1 set by timer clock select register m (TPSm)
1	1	Operation clock CKm3 set by timer clock select register m (TPSm)
Operation clock (fmck) is used by the edge detector. A count clock (fCLK) and a sampling clock are generated depending on the setting of the CCSmn bit.		
The operation clocks CKm2 and CKm3 can only be selected for channels 1 and 3.		

CCSmn	Selection of count clock (fCLK) of channel n
0	Operation clock (fmck) specified by the CKSmn0 and CKSmn1 bits
1	Valid edge of input signal input from the TImn pin • In the case of unit 0: In channels 0 to 4, valid edge of input signal selected by TIS1n In channel 5, valid edge of input signal selected by TIS0 In channel 7, valid edge of input signal selected by ISC
Count clock (fCLK) is used for the counter, output controller, and interrupt controller.	

(Note, Cautions, and Remark are listed on the next page.)

Note Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.

Caution 1. Be sure to clear bits 13, 5, and 4 to 0.

Caution 2. The timer array unit must be stopped ($TTm = 00FFH$) if the clock selected for f_{CLK} is changed (by changing the value of the system clock control register (CKC)), even if the operating clock specified by using the $CKSmn0$ and $CKSmn1$ bits (f_{MCK}) or the valid edge of the signal input from the $TImn$ pin is selected as the count clock (f_{TCLK}).

Remark m: Unit number ($m = 0, 1$), n: Channel number ($n = 0$ to 7)

Figure 7 - 14 Format of Timer Mode Register mn (TMRmn) (2/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07), F01D0H, F01D1H (TMR10) to F01DEH, F01DFH (TMR17)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 2, 4, 6)	CKSmn1	CKSmn0	0	CCSmn	MASTERmn	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 1, 3)	CKSmn1	CKSmn0	0	CCSmn	SPLITmn	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 0, 5, 7)	CKSmn1	CKSmn0	0	CCSmn	0 ^{Note}	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

(Bit 11 of TMRmn (n = 2, 4, 6))

MAS TER mn	Selection between using channel n independently or simultaneously with another channel (as a slave or master)
0	Operates in independent channel operation function or as slave channel in simultaneous channel operation function.
1	Operates as master channel in simultaneous channel operation function.
Only the channel 2, 4, 6 can be set as a master channel (MASTERmn = 1). Be sure to use channel 0, 5, 7 are fixed to 0 (Regardless of the bit setting, channel 0 operates as master, because it is the highest channel). Clear the MASTERmn bit to 0 for a channel that is used with the independent channel operation function.	

(**Note** and **Remark** are listed on the next page.)

(Bit 11 of TMRmn (n = 1, 3))

SPLI Tmn	Selection of 8 or 16-bit timer operation for channels 1 and 3
0	Operates as 16-bit timer. (Operates in independent channel operation function or as slave channel in simultaneous channel operation function.)
1	Operates as 8-bit timer.

STS mn2	STS mn1	STS mn0	Setting of start trigger or capture trigger of channel n
0	0	0	Only software trigger start is valid (other trigger sources are unselected).
0	0	1	Valid edge of the TImn pin input is used as both the start trigger and capture trigger.
0	1	0	Both the edges of the TImn pin input are used as a start trigger and a capture trigger.
1	0	0	Interrupt signal of the master channel is used (when the channel is used as a slave channel with the simultaneous channel operation function).
Other than above			Setting prohibited

Note Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 14 Format of Timer Mode Register mn (TMRmn) (3/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07), F01D0H, F01D1H (TMR10) to F01DEH, F01DFH (TMR17)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 2, 4, 6)	CKSmn1	CKSmn0	0	CCSmn	MASTERmn	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 1, 3)	CKSmn1	CKSmn0	0	CCSmn	SPLITmn	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 0, 5, 7)	CKSmn1	CKSmn0	0	CCSmn	0 ^{Note}	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

CIS mn1	CIS mn0	Selection of TImn pin input valid edge
0	0	Falling edge
0	1	Rising edge
1	0	Both edges (when low-level width is measured) Start trigger: Falling edge, Capture trigger: Rising edge
1	1	Both edges (when high-level width is measured) Start trigger: Rising edge, Capture trigger: Falling edge
If both the edges are specified when the value of the STSmn2 to STSmn0 bits is other than 010B, set the CISmn1 to CISmn0 bits to 10B.		

Note Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 14 Format of Timer Mode Register mn (TMRmn) (4/4)

Address: F0190H, F0191H (TMR00) to F019EH, F019FH (TMR07), F01D0H, F01D1H (TMR10) to F01DEH, F01DFH (TMR17)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 2, 4, 6)	CKSmn1	CKSmn0	0	CCSmn	MASTERmn	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 1, 3)	CKSmn1	CKSmn0	0	CCSmn	SPLITmn	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

Symbol	15	14	13	12	11	10	9	8
TMRmn (n = 0, 5, 7)	CKSmn1	CKSmn0	0	CCSmn	0 ^{Note 1}	STSmn2	STSmn1	STSmn0

7	6	5	4	3	2	1	0
CISmn1	CISmn0	0	0	MDmn3	MDmn2	MDmn1	MDmn0

MD mn3	MD mn2	MD mn1	Operation mode of channel n	Corresponding function	Count operation of TCR
0	0	0	Interval timer mode	Interval timer/Square wave output/Divider function/PWM output (master)	Counting down
0	1	0	Capture mode	Input pulse interval measurement	Counting up
0	1	1	Event counter mode	External event counter	Counting down
1	0	0	One-count mode	Delay counter/One-shot pulse output/PWM output (slave)	Counting down
1	1	0	Capture & one-count mode	Measurement of high-/low- level width of input signal	Counting up
Other than above			Setting prohibited		
The operation in each mode varies depending on MDmn0 bit (see the table on the next page).					

(**Notes** and **Remark** are listed on the next page.)

Operation mode (Value set by the MDmn3 to MDmn1 bits (see the table on the previous page))	MD mn0	Setting of starting counting and interrupt
• Interval timer mode (0, 0, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• Capture mode (0, 1, 0)	1	Timer interrupt is generated when counting is started (timer output also changes).
• Event counter mode (0, 1, 1)	0	Timer interrupt is not generated when counting is started (timer output does not change, either).
• One-count mode ^{Note 2} (1, 0, 0)	0	Start trigger is invalid during counting operation. At that time, interrupt is not generated.
	1	Start trigger is valid during counting operation ^{Note 3} . At that time, interrupt is not generated.
• Capture & one-count mode (1, 1, 0)	0	Timer interrupt is not generated when counting is started (timer output does not change, either). Start trigger is invalid during counting operation. At that time interrupt is not generated.
Other than above		Setting prohibited

Note 1. Bit 11 is a read-only bit and fixed to 0. Writing to this bit is ignored.

Note 2. In one-count mode, interrupt output (INTTMmn) when starting a count operation and TOMn output are not controlled.

Note 3. If the start trigger (TSmn = 1) is issued during operation, the counter is initialized, and recounting is started (does not occur the interrupt request).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.3.5 Timer status register mn (TSRmn)

The TSRmn register indicates the overflow state of the counter of channel n.

The TSRmn register is valid only in the capture mode (MDmn3 to MDmn1 = 010B) and capture & one-count mode (MDmn3 to MDmn1 = 110B). See **Table 7 - 5** for the operation of the OVF bit in each operation mode and set/clear conditions.

The TSRmn register can be read by a 16-bit memory manipulation instruction.

The 8 lower-order bits of a TSRmn register can be handled as TSRmnL, which can be read by an 8-bit memory manipulation instruction.

The value of this register is 0000H following a reset.

Figure 7 - 15 Format of Timer Status Register mn (TSRmn)

Address: F01A0H, F01A1H (TSR00) to F01AEH, F01AFH (TSR07), F01E0H, F01E1H (TSR10) to F01EEH, F01EFH (TSR17)
 After reset: 0000H
 R/W: R

Symbol	15	14	13	12	11	10	9	8
TSRmn	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	OVF
OVF	Counter overflow state of channel n							
0	Overflow does not occur.							
1	Overflow occurs.							
When OVF = 1, this flag is cleared (OVF = 0) when the next value is captured without overflow.								

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Table 7 - 5 OVF Bit Operation and Set/Clear Conditions in Each Operation Mode

Timer operation mode	OVF bit	Set/clear conditions
• Capture mode • Capture & one-count mode	clear	When no overflow has occurred upon capturing
	set	When an overflow has occurred upon capturing
• Interval timer mode • Event counter mode • One-count mode	clear	— (Use prohibited)
	set	

Remark The OVF bit does not change immediately after the counter has overflowed, but changes upon the subsequent capture.

7.3.6 Timer channel enable status register m (TE_m)

The TE_m register is used to enable or stop the timer operation of each channel.

Each bit of the TE_m register corresponds to each bit of the timer channel start register m (TS_m) and the timer channel stop register m (TT_m). When a bit of the TS_m register is set to 1, the corresponding bit of this register is set to 1. When a bit of the TT_m register is set to 1, the corresponding bit of this register is cleared to 0.

The TE_m register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the TE_m register can be set with a 1-bit or 8-bit memory manipulation instruction with TE_mL.

The value of this register is 0000H following a reset.

Figure 7 - 16 Format of Timer Channel Enable Status Register m (TE_m)

Address: F01B0H, F01B1H (TE₀), F01F0H, F01F1H (TE₁)

After reset: 0000H

R/W: R

Symbol	15	14	13	12	11	10	9	8
TE _m	0	0	0	0	TEH _m 3	0	TEH _m 1	0
	7	6	5	4	3	2	1	0
	TE _m 7	TE _m 6	TE _m 5	TE _m 4	TE _m 3	TE _m 2	TE _m 1	TE _m 0
TEH _m 3	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 3 is in the 8-bit timer mode							
0	Operation is stopped.							
1	Operation is enabled.							
TEH _m 1	Indication of whether operation of the higher 8-bit timer is enabled or stopped when channel 1 is in the 8-bit timer mode							
0	Operation is stopped.							
1	Operation is enabled.							
TE _m _n	Indication of operation enabled or stopped state of channel n							
0	Operation is stopped.							
1	Operation is enabled.							
This bit displays whether operation of the lower 8-bit timer for TE _m 1 and TE _m 3 is enabled or stopped when channel 1 or 3 is in the 8-bit timer mode.								

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.3.7 Timer channel start register m (TSm)

The TSm register is a trigger register that is used to initialize timer counter register mn (TCRmn) and start the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is set to 1.

The TSmn, TSHm1, TSHm3 bits are immediately cleared when operation is enabled (TEmn, TEHm1, TEHm3 = 1), because they are trigger bits.

The TSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TSm register can be set with a 1-bit or 8-bit memory manipulation instruction with TSmL.

The value of this register is 0000H following a reset.

Figure 7 - 17 Format of Timer Channel Start Register m (TSm)

Address: F01B2H, F01B3H (TS0), F01F2H, F01F3H (TS1)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TSm	0	0	0	0	TSHm3	0	TSHm1	0
	7	6	5	4	3	2	1	0
	TSm7	TSm6	TSm5	TSm4	TSm3	TSm2	TSm1	TSm0
TSHm3	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 3 is in the 8-bit timer mode							
0	No trigger operation							
1	The TEHm3 bit is set to 1 and the count operation becomes enabled. The TCRm3 register count operation start in the interval timer mode in the count operation enabled state (see Table 7 - 6 in 7.5.2 Timing of the start of counting).							
TSHm1	Trigger to enable operation (start operation) of the higher 8-bit timer when channel 1 is in the 8-bit timer mode							
0	No trigger operation							
1	The TEHm1 bit is set to 1 and the count operation becomes enabled. The TCRm1 register count operation start in the interval timer mode in the count operation enabled state (see Table 7 - 6 in 7.5.2 Timing of the start of counting).							
TSmn	Operation enable (start) trigger of channel n							
0	No trigger operation							
1	The TEmn bit is set to 1 and the count operation becomes enabled. The TCRmn register count operation start in the count operation enabled state varies depending on each operation mode (see Table 7 - 6 in 7.5.2 Timing of the start of counting). This bit is the trigger to enable operation (start operation) of the lower 8-bit timer for TSm1 and TSm3 when channel 1 or 3 is in the 8-bit timer mode.							

(**Cautions** and **Remarks** are listed on the next page.)

Caution 1. Be sure to clear bits 15 to 12, 10, and 8 to 0.

Caution 2. When switching from a function that does not use TImn pin input to one that does, the following wait period is required from when timer mode register mn (TMRmn) is set until the TSmn (TSHm1, TSHm3) bit is set to 1.

When the TImn pin noise filter is enabled (TNFENnm = 1): Four cycles of the operation clock (fMCK)

When the TImn pin noise filter is disabled (TNFENnm = 0): Two cycles of the operation clock (fMCK)

Remark 1. When the TSm register is read, 0 is always read.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.3.8 Timer channel stop register m (TTm)

The TTm register is a trigger register that is used to stop the counting operation of each channel.

When a bit of this register is set to 1, the corresponding bit of timer channel enable status register m (TEm) is cleared to 0. The TTmn, TTHm1, TTHm3 bits are immediately cleared when operation is stopped (TEmn, TEHm1, TEHm3 = 0), because they are trigger bits.

The TTm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TTm register can be set with a 1-bit or 8-bit memory manipulation instruction with TTmL.

The value of this register is 0000H following a reset.

Figure 7 - 18 Format of Timer Channel Stop Register m (TTm)

Address: F01B4H, F01B5H (TT0), F01F4H, F01F5H (TT1)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TTm	0	0	0	0	TTHm3	0	TTHm1	0
	7	6	5	4	3	2	1	0
	TTm7	TTm6	TTm5	TTm4	TTm3	TTm2	TTm1	TTm0
TTHm3	Trigger to stop operation of the higher 8-bit timer when channel 3 is in the 8-bit timer mode							
0	No trigger operation							
1	TEHm3 bit is cleared to 0 and the count operation is stopped.							
TTHm1	Trigger to stop operation of the higher 8-bit timer when channel 1 is in the 8-bit timer mode							
0	No trigger operation							
1	TEHm1 bit is cleared to 0 and the count operation is stopped.							
TTmn	Operation stop trigger of channel n							
0	No trigger operation							
1	TEmn bit is cleared to 0 and the count operation is stopped. This bit is the trigger to stop operation of the lower 8-bit timer for TTm1 and TTm3 when channel 1 or 3 is in the 8-bit timer mode.							

Caution Be sure to clear bits 15 to 12, 10, and 8 of the TTm register to 0.

Remark 1. When the TTm register is read, 0 is always read.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.3.9 Timer input select register 0 (TIS0)

The TIS0 register is used to select the channel 5 of unit 0 timer input.

The TIS0 register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 7 - 19 Format of Timer Input Select Register 0 (TIS0)

Address: F0074H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
TIS0	0	0	0	0	0	TIS02	TIS01	TIS00

TIS02	TIS01	TIS00	Selection of timer input used with channel 5
0	0	0	Input signal of timer input pin (TI05)
0	0	1	Event input signal from ELCL
0	1	1	Middle-speed on-chip oscillator peripheral clock (fMCP)
1	0	0	Low-speed on-chip oscillator clock (fIL)
1	0	1	Subsystem clock (fSUB)
Other than above			Setting prohibited

Caution Make sure that both the high-level and low-level widths of timer input to be selected are no less than $1/f_{MCK} + 10 \text{ ns}$.

Therefore, when selecting fSUB as fCLK (the CSS bit of the CKC register = 1), the TIS02 bit cannot be set to 1.

7.3.10 Timer input select register 1 (TIS1)

The TIS1 register is used to select channels 0 and 1 of unit 0 timer input.
The TIS1 register can be set by an 8-bit memory manipulation instruction.
The value of this register is 00H following a reset.

Figure 7 - 20 Format of Timer Input Select Register 1 (TIS1)

Address: F0075H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
TIS1	0	0	0	0	0	0	TIS11	T1S10

TIS1n	Selection of timer input used with channel n
0	Timer input pin (TI0n)
1	Event input signal from ELCL

Remark n = 0, 1

7.3.11 Timer output enable register m (TOEm)

The TOEm register is used to enable or disable timer output of each channel.

Channel n for which timer output has been enabled becomes unable to rewrite the value of the TOMn bit of timer output register m (TOM) described later by software, and the value reflecting the setting of the timer output function through the count operation is output from the timer output pin (TOMn).

The TOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with TOEmL.

The value of this register is 0000H following a reset.

Figure 7 - 21 Format of Timer Output Enable Register m (TOEm)

Address: F01BAH, F01BBH (TOE0), F01FAH, F01FBH (TOE1)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TOEm	0	0	0	0	0	0	0	0

	7	6	5	4	3	2	1	0
	TOEm7	TOEm6	TOEm5	TOEm4	TOEm3	TOEm2	TOEm1	TOEm0

TOEmn	Enabling/disabling timer output for channel n
0	Disables timer output. The corresponding TOMn bit does not reflect timer operation with this setting, so the output level of a TOMn bit is fixed to the level written to the TOM register. Writing to the TOMn bit is enabled and the level set in the TOMn bit is output from the TOMn pin.
1	Enables timer output. The corresponding TOMn bit reflects timer operation with this setting, so the output waveform is generated. Writing to the TOMn bit is ignored.

Caution Be sure to clear bits 15 to 8 to 0.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.3.12 Timer output register m (TOM)

The TOM register is a buffer register of timer output of each channel.

The value of each bit in this register is output from the timer output pin (TOMn) of each channel.

The TOMn bit on this register can be rewritten by software only when timer output is disabled (TOEmn = 0). When timer output is enabled (TOEmn = 1), rewriting this register by software is ignored, and the value is changed only by the timer operation.

To use the P00/TI00, P01/TO00, P16/TI01/TO01, P17/TI02/TO02, P31/TI03/TO03, P42/TI04/TO04, P46/TI05/TO05, P102/TI06/TO06, P145/TI07/TO07, P64/TI10/TO10, P65/TI11/TO11, P66/TI12/TO12, P67/TI13/TO13, P103/TI14/TO14, P104/TI15/TO15, P105/TI16/TO16, or P106/TI17/TO17 pin as a port function pin, set the corresponding TOMn bit to 0.

The TOM register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOM register can be set with an 8-bit memory manipulation instruction with TOML.

The value of this register is 0000H following a reset.

Figure 7 - 22 Format of Timer Output Register m (TOM)

Address: F01B8H, F01B9H (TO0), F01F8H, F01F9H (TO1)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TOM	0	0	0	0	0	0	0	0

7	6	5	4	3	2	1	0
TOM7	TOM6	TOM5	TOM4	TOM3	TOM2	TOM1	TOM0

TOMn	Timer output of channel n
0	Timer output value is 0.
1	Timer output value is 1.

Caution Be sure to clear bits 15 to 8 to 0.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.3.13 Timer output level register m (TOLm)

The TOLm register controls the timer output level of each channel.

The setting of the inverted output of channel n by this register is reflected at the timing of set or reset of the timer output signal while the timer output is enabled (TOEmn = 1) in the Slave channel output mode (TOMmn = 1). In the master channel output mode (TOMmn = 0), this register setting is invalid.

The TOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOLm register can be set with an 8-bit memory manipulation instruction with TOLmL.

The value of this register is 0000H following a reset.

Figure 7 - 23 Format of Timer Output Level Register m (TOLm)

Address: F01BCH, F01BDH (TOL0), F01FCH, F01FDH (TOL1)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TOLm	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	TOLm7	TOLm6	TOLm5	TOLm4	TOLm3	TOLm2	TOLm1	0
TOLmn	Control of timer output level of channel n							
0	Positive logic output (active-high)							
1	Negative logic output (active-low)							

Caution Be sure to clear bits 15 to 8, and 0 to 0.

Remark 1. If the value of this register is rewritten during timer operation, the timer output logic is inverted when the timer output signal changes next, instead of immediately after the register value is rewritten.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.3.14 Timer output mode register m (TOMm)

The TOMm register is used to control the timer output mode of each channel.

When a channel is used for the independent channel operation function, set the corresponding bit of the channel to be used to 0.

When a channel is used for the simultaneous channel operation function (PWM output, one-shot pulse output, or multiple PWM output), set the corresponding bit of the master channel to 0 and the corresponding bit of the slave channel to 1.

The setting of each channel n by this register is reflected at the timing when the timer output signal is set or reset while the timer output is enabled (TOEmn = 1).

The TOMm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the TOMm register can be set with an 8-bit memory manipulation instruction with TOMmL.

The value of this register is 0000H following a reset.

Figure 7 - 24 Format of Timer Output Mode Register m (TOMm)

Address: F01BEH, F01BFH (TOM0), F01FEH, F01FFH (TOM1)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
TOMm	0	0	0	0	0	0	0	0

7	6	5	4	3	2	1	0
TOMm7	TOMm6	TOMm5	TOMm4	TOMm3	TOMm2	TOMm1	0

TOMmn	Control of timer output mode of channel n
0	Master channel output mode (to produce toggled output by timer interrupt request signal (INTTMmn))
1	Slave channel output mode (output is set by the timer interrupt request signal (INTTMmn) of the master channel, and reset by the timer interrupt request signal (INTTM0p) of the slave channel)

Caution Be sure to clear bits 15 to 8, and 0 to 0.

Remark m: Unit number (m = 0, 1)
n: Channel number
n = 0 to 7 (n = 0, 2, 4, 6 for master channel)
p: Slave channel number
n < p ≤ 7
(For details of the relation between the master channel and slave channel, refer to **7.4.1 Basic rules of simultaneous channel operation function.**)

7.3.15 Input switch control register (ISC)

The ISC1 and ISC0 bits of the ISC register are used to implement LIN-bus communication operation by using channel 7 in association with the serial array unit. When the ISC1 bit is set to 1, the input signal of the serial data input pin (RxD2) is selected as a timer input signal.

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 7 - 25 Format of Input Switch Control Register (ISC)

Address: F0073H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ISC	ISC7	ISC6	ISC5	ISC4	ISC3	ISC2	ISC1	ISC0
ISC1	Switching channel 7 input of timer array unit							
0	Uses the input signal of the TI07 pin as a timer input (normal operation).							
1	Input signal of the RxD2 pin is used as timer input (detects the wakeup signal and measures the low width of the break field and the pulse width of the sync field).							
ISC0	Switching external interrupt (INTP0) input							
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).							
1	Uses the input signal of the RxD2 pin as an external interrupt (wakeup signal detection).							

Remark When the LIN-bus communication function is used, select the input signal of the RxD2 pin by setting ISC1 to 1.

7.3.16 Noise filter enable registers 1, 2 (NFEN1, NFEN2)

The NFEN1 and NFEN2 registers are used to set whether the noise filter can be used for the timer input signal to each channel.

Enable the noise filter by setting the corresponding bits to 1 on the pins in need of noise removal.

When the noise filter is enabled, after synchronization with the operating clock (fMCK) for the target channel, whether the signal keeps the same value for two clock cycles is detected.

When the noise filter is disabled, the input signal is only synchronized with the operating clock (fMCK) for the target channel.**Note.**

The NFEN1 and NFEN2 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each of these registers is 00H following a reset.

Note For details, see **7.5.1 (2)When valid edge of input signal via the TImn pin is selected (CCSmn = 1)**, **7.5.2 Timing of the start of counting**, and **7.7 Timer Input (TImn) Control**.

Figure 7 - 26 Format of Noise Filter Enable Registers 1, 2 (NFEN1, NFEN2) (1/2)

Address: F0071H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
NFEN1	TNFEN07	TNFEN06	TNFEN05	TNFEN04	TNFEN03	TNFEN02	TNFEN01	TNFEN00

Address: F0072H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
NFEN2	TNFEN17	TNFEN16	TNFEN15	TNFEN14	TNFEN13	TNFEN12	TNFEN11	TNFEN10

TNFEN07	Enabling/disabling use of the noise filter for the TI07 pin ^{Note}
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN06	Enabling/disabling use of the noise filter for the TI06 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN05	Enabling/disabling use of the noise filter for the TI05 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN04	Enabling/disabling use of the noise filter for the TI04 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN03	Enabling/disabling use of the noise filter for the TI03 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN02	Enabling/disabling use of the noise filter for the TI02 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN01	Enabling/disabling use of the noise filter for the TI01 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN00	Enabling/disabling use of the noise filter for the TI00 pin
0	Turns the noise filter off.
1	Turns the noise filter on.

(**Note** and **Remark** are listed on the next page.)

- Note** The applicable pin can be switched by setting the ISC1 bit of the ISC register.
ISC1 = 0: Whether or not to use the noise filter of the TI07 pin can be selected.
ISC1 = 1: Whether or not to use the noise filter of the RxD2 pin can be selected.
- Remark** The presence or absence of timer I/O pins of channel 0 to 7 depends on the product. See **Table 7 - 2 Timer I/O Pins Provided in Each Product** for details.

Figure 7 - 26 Format of Noise Filter Enable Registers 1, 2 (NFEN1, NFEN2) (2/2)

Address: F0071H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
NFEN1	TNFEN07	TNFEN06	TNFEN05	TNFEN04	TNFEN03	TNFEN02	TNFEN01	TNFEN00

Address: F0072H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
NFEN2	TNFEN17	TNFEN16	TNFEN15	TNFEN14	TNFEN13	TNFEN12	TNFEN11	TNFEN10

TNFEN17	Enabling/disabling use of the noise filter for the TI17 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN16	Enabling/disabling use of the noise filter for the TI16 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN15	Enabling/disabling use of the noise filter for the TI15 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN14	Enabling/disabling use of the noise filter for the TI14 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN13	Enabling/disabling use of the noise filter for the TI13 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN12	Enabling/disabling use of the noise filter for the TI12 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN11	Enabling/disabling use of the noise filter for the TI11 pin
0	Turns the noise filter off.
1	Turns the noise filter on.
TNFEN10	Enabling/disabling use of the noise filter for the TI10 pin
0	Turns the noise filter off.
1	Turns the noise filter on.

Remark The presence or absence of timer I/O pins of channel 0 to 7 depends on the product. See **Table 7 - 2 Timer I/O Pins Provided in Each Product** for details.

7.3.17 Registers controlling port functions of pins to be used for timer I/O

Using port pins for the timer array unit functions requires setting of the registers that control the port functions multiplexed on the target pins (port mode register (PMxx), port register (Pxx), port mode control A register (PMCAxx), port mode control T register (PMCTxx), port mode control E register (PMCExx), and port function output enable register 0 (PFOE0)). For details, see **4.3.1 Port mode registers (PMxx)**, **4.3.2 Port registers (Pxx)**, **4.3.7 Port mode control A registers (PMCAxx)**, **4.3.8 Port mode control T registers (PMCTxx)**, **4.3.9 Port mode control E registers (PMCExx)**, and **4.3.15 Port function output enable registers (PFOEx)**.

The port mode register (PMxx), port register (Pxx), port mode control A register (PMCAxx), port mode control T register (PMCTxx), port mode control E register (PMCExx), and port function output enable register 0 (PFOE0) to be set depend on the product. For details, see **4.5.4 Examples of register settings for port and alternate functions**.

When using the ports (such as P00/TI00 and P01/TO00) to be shared with the timer output pin for timer output, set the corresponding bits in the port mode control A register (PMCAxx), port mode control T register (PMCTxx), port mode control E register (PMCExx), port mode register (PMxx), and port register (Pxx) to 0.

Set the corresponding bit in port function output enable register 0 (PFOE0) to 1.

Example: When using P01/TO00 for timer output

- Set the PMCT01 bit of port mode control T register 0 to 0.
- Set the PMCE01 bit of port mode control E register 0 to 0.
- Set the PFOE01 bit of port function output enable register 0 to 1.
- Set the PM01 bit of port mode register 0 to 0.
- Set the P01 bit of port register 0 to 0.

Remark The above statements apply to products with 192 to 768 Kbytes of flash memory, 40- to 64-pin products with 96 and 128 Kbytes of flash memory, and 80- and 100-pin products with 128 Kbytes of flash memory.

When using the ports (such as P00/TI00) to be shared with the timer input pin for timer input, set the corresponding bit in the port mode register (PMxx) to 1. And set the corresponding bits in the port mode control A register (PMCAxx), port mode control T register (PMCTxx), and port mode control E register (PMCExx) to 0. At this time, the bit in the port register (Pxx) may be 0 or 1.

Example: When using P00/TI00 for timer input

- Set the PMCT01 bit of port mode control T register 0 to 0.
- Set the PMCE01 bit of port mode control E register 0 to 0.
- Set the PM00 bit of port mode register 0 to 1.
- Set the P00 bit of port register 0 to 0 or 1.

Remark The above statements apply to products with 192 to 768 Kbytes of flash memory, 40- to 64-pin products with 96 and 128 Kbytes of flash memory, and 80- and 100-pin products with 128 Kbytes of flash memory.

7.4 Basic Rules of Timer Array Unit

7.4.1 Basic rules of simultaneous channel operation function

When simultaneously using multiple channels, namely, a combination of a master channel (a reference timer mainly counting the cycle) and slave channels (timers operating according to the master channel), the following rules apply.

- (1) Only an even channel (channels 0, 2, 4, etc.) can be set as a master channel.
- (2) Any channel, except channel 0, can be set as a slave channel.
- (3) The slave channel must be lower than the master channel.

Example: If channel 2 is set as a master channel, channel 3 or those that follow (channels 3, 4, 5, etc.) can be set as a slave channel.

- (4) Two or more slave channels can be set for one master channel.
- (5) When two or more master channels are to be used, slave channels with a master channel between them may not be set.

Example: If channels 0 and 4 are set as master channels, channels 1 to 3 can be set as the slave channels of master channel 0. Channels 5 to 7 cannot be set as the slave channels of master channel 0.


- (6) The operating clock for a slave channel in combination with a master channel must be the same as that of the master channel. The CKSmn0, CKSmn1 bits (bit 15, 14 of timer mode register mn (TMRmn)) of the slave channel that operates in combination with the master channel must be the same value as that of the master channel.
- (7) A master channel can transmit INTTMmn (interrupt), start software trigger, and count clock to the lower channels.
- (8) A slave channel can use INTTMmn (interrupt), a start software trigger, or the count clock of the master channel as a source clock, but cannot transmit its own INTTMmn (interrupt), start software trigger, or count clock to channels with lower channel numbers.
- (9) A master channel cannot use INTTMmn (interrupt), a start software trigger, or the count clock from the other higher master channel as a source clock.
- (10) To simultaneously start channels that operate in combination, the channel start trigger bit (TSmn) of the channels in combination must be set at the same time.
- (11) During the counting operation, a TSmn bit of a master channel or TSmn bits of all channels which are operating simultaneously can be set. It cannot be applied to TSmn bits of slave channels alone.
- (12) To stop the channels in combination simultaneously, the channel stop trigger bit (TTmn) of the channels in combination must be set at the same time.
- (13) CKm2/CKm3 cannot be selected while channels are operating simultaneously, because the operating clocks of master channels and slave channels have to be synchronized.
- (14) Timer mode register m0 (TMRm0) has no master bit (it is fixed to 0). However, as channel 0 is the highest channel, it can be used as a master channel during simultaneous operation.

The rules of the simultaneous channel operation function are applied in a channel group (a master channel and slave channels forming one simultaneous channel operation function).

If two or more channel groups that do not operate in combination are specified, the basic rules of the simultaneous channel operation function in **7.4.1 Basic rules of simultaneous channel operation function** do not apply to the channel groups.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Example



7.4.2 Basic rules of 8-bit timer operation function (channels 1 and 3 only)

The 8-bit timer operation function makes it possible to use a 16-bit timer channel in a configuration consisting of two 8-bit timer channels.

This function can only be used for channels 1 and 3, and there are several rules for using it.

The basic rules for this function are as follows:

- (1) The 8-bit timer operation function applies only to channels 1 and 3.
- (2) When using 8-bit timers, set the `SPLITmn` bit of timer mode register `mn` (`TMRmn`) to 1.
- (3) The higher 8 bits can be operated as the interval timer function.
- (4) At the start of operation, the higher 8 bits output `INTTMm1H/INTTMm3H` (an interrupt) (which is the same operation performed when `MDmn0` is set to 1).
- (5) The operation clock of the higher 8 bits is selected according to the `CKSmn1` and `CKSmn0` bits of the lower-bit `TMRmn` register.
- (6) For the higher 8 bits, the `TSHm1/TSHm3` bit is manipulated to start channel operation and the `TTHm1/TTHm3` bit is manipulated to stop channel operation. The channel state can be checked using the `TEHm1/TEHm3` bit.
- (7) The lower 8 bits operate according to the `TMRmn` register settings. The following three functions support operation of the lower 8 bits:
 - Interval timer function/square wave output function
 - External event counter function
 - Delay count function
- (8) For the lower 8 bits, the `TSm1/TSm3` bit is manipulated to start channel operation and the `TTm1/TTm3` bit is manipulated to stop channel operation. The channel state can be checked using the `TEm1/TEm3` bit.
- (9) During 16-bit operation, manipulating the `TSHm1`, `TSHm3`, `TTHm1`, and `TTHm3` bits is invalid. The `TSm1`, `TSm3`, `TTm1`, and `TTm3` bits are manipulated to operate channels 1 and 3. The `TEHm3` and `TEHm1` bits are not changed.
- (10) For the 8-bit timer function, the simultaneous operation functions (one-shot pulse, PWM, and multiple PWM) cannot be used.

Remark `m`: Unit number (`m` = 0, 1), `n`: Channel number (`n` = 1, 3)

7.5 Operations of Counters

7.5.1 Count clock (f_{TCLK})

The count clock (f_{TCLK}) of the timer array unit can be selected between following by CCSmn bit of timer mode register mn (TMRmn).

- Operation clock (f_{MCK}) specified by the CKSmn0 and CKSmn1 bits
- Valid edge of input signal input from the TI_{mn} pin


Because the timer array unit is designed to operate in synchronization with f_{CLK}, the timings of the count clock (f_{TCLK}) are shown below.

- (1) When operation clock (f_{MCK}) specified by the CKSmn0 and CKSmn1 bits is selected (CCSmn = 0)

The count clock (f_{TCLK}) is between f_{CLK} to f_{CLK}/2¹⁵ by setting of timer clock select register m (TPSm). When a divided f_{CLK} is selected, however, the clock selected in TPSmn register, but a signal which becomes high level for one period of f_{CLK} from its rising edge. When a f_{CLK} is selected, fixed to high level

Counting of timer counter register mn (TCRmn) delayed by one period of f_{CLK} from rising edge of the count clock, because of synchronization with f_{CLK}. But, this is described as "counting at rising edge of the count clock", as a matter of convenience.

Figure 7 - 27 Timing of f_{CLK} and Count Clock (f_{TCLK}) (When CCSmn = 0)



Remark 1. Δ : Rising edge of the count clock

▲ : Synchronization, increment/decrement of counter


Remark 2. f_{CLK}: CPU/peripheral hardware clock

- (2) When valid edge of input signal via the TImn pin is selected (CCSmn = 1)

The count clock (fTCLK) becomes the signal that detects valid edge of input signal via the TImn pin and synchronizes next rising fMCK. The count clock (fTCLK) is delayed for 1 to 2 period of fMCK from the input signal via the TImn pin (when a noise filter is used, the delay becomes 3 to 4 clock).

Counting of timer counter register mn (TCRmn) delayed by one period of fCLK from rising edge of the count clock, because of synchronization with fCLK. But, this is described as "counting at valid edge of input signal via the TImn pin", as a matter of convenience.

Figure 7 - 28 Timing of fCLK and Count Clock (fTCLK) (When CCSmn = 1, Noise Filter Unused)



<1> Setting TSmn bit to 1 enables the timer to be started and to become wait state for valid edge of input signal via the TImn pin.

<2> The rise of input signal via the TImn pin is sampled by fMCK.

<3> The edge is detected by the rising of the sampled signal and the detection signal (count clock) is output.

Remark 1. Δ : Rising edge of the count clock

$\blacktriangle$: Synchronization, increment/decrement of counter

Remark 2. fCLK: CPU/peripheral hardware clock

fMCK: Operation clock of channel n

Remark 3. The waveform of the input signal via TImn pin of the input pulse interval measurement, the measurement of high/low width of input signal, and the delay counter, the one-shot pulse output are the same.

7.5.2 Timing of the start of counting

Timer counter register mn (TCRmn) becomes enabled to operation by setting of TSmn bit of timer channel start register m (TSM).

Operations from count operation enabled state to timer counter register mn (TCRmn) count start is shown in **Table 7 - 6**.

Table 7 - 6 Operations from the Count Operation Enabled State to the Start of Counting by a Timer Counter Register mn (TCRmn)

Timer operation mode	Operation when TSmn = 1 is set
• Interval timer mode	No operation is carried out from start trigger detection (TSmn=1) until count clock generation. The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see 7.5.3 (1) Operation in interval timer mode).
• Event counter mode	Writing 1 to the TSmn bit loads the value of the TDRmn register to the TCRmn register. If detect edge of TImn input. The subsequent count clock performs count down operation (see 7.5.3 (2) Operation in event counter mode).
• Capture mode	No operation is carried out from start trigger detection (TSmn = 1) until count clock generation. The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see 7.5.3 (3) Operation in capture mode (input pulse interval measurement)).
• One-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads the value of the TDRmn register to the TCRmn register and the subsequent count clock performs count down operation (see 7.5.3 (4) Operation in one-count mode).
• Capture & one-count mode	The waiting-for-start-trigger state is entered by writing 1 to the TSmn bit while the timer is stopped (TEmn = 0). No operation is carried out from start trigger detection until count clock generation. The first count clock loads 0000H to the TCRmn register and the subsequent count clock performs count up operation (see 7.5.3 (5) Operation in capture & one-count mode (high-level width measurement)).


7.5.3 Operations of Counters

Here, the counter operation in each mode is explained.

(1) Operation in interval timer mode

- <1> Operation is enabled ($TE_{mn} = 1$) by writing 1 to the TS_{mn} bit. Timer counter register mn (TCR_{mn}) holds the initial value until count clock generation.
- <2> A start trigger is generated at the first count clock after operation is enabled.
- <3> When the MD_{mn0} bit is set to 1, $INTTM_{mn}$ is generated by the start trigger.
- <4> By the first count clock after the operation enable, the value of timer data register mn (TDR_{mn}) is loaded to the TCR_{mn} register and counting starts in the interval timer mode.
- <5> When the TCR_{mn} register counts down and its count value is 0000H, $INTTM_{mn}$ is generated and the value of timer data register mn (TDR_{mn}) is loaded to the TCR_{mn} register and counting keeps on.

Figure 7 - 29 Timing during Operation in Interval Timer Mode




Caution In the first cycle operation of count clock after writing the TS_{mn} bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting $MD_{mn0} = 1$.

Remark f_{MCK} , the start trigger detection signal, and $INTTM_{mn}$ become active between one clock in synchronization with f_{CLK} .

(2) Operation in event counter mode

- <1> Timer counter register mn (TCRmn) holds its initial value while operation is stopped (TEmn = 0).
- <2> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
- <3> As soon as 1 has been written to the TSmn bit and 1 has been set to the TEMn bit, the value of timer data register mn (TDRmn) is loaded to the TCRmn register to start counting.
- <4> After that, the TCRmn register value is counted down according to the count clock of the valid edge of the TImn input.

Figure 7 - 30 Timing during Operation in Event Counter Mode




Remark Figure 7 - 30 shows the timing when the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TImn input. The error per one period occurs be the asynchronous between the period of the TImn input and that of the count clock (fMCK).

(3) Operation in capture mode (input pulse interval measurement)

- <1> Operation is enabled (TEmn = 1) by writing 1 to the TSmn bit.
- <2> Timer counter register mn (TCRmn) holds the initial value until count clock generation.
- <3> A start trigger is generated at the first count clock after operation is enabled. And the value of 0000H is loaded to the TCRmn register and counting starts in the capture mode. (When the MDmn0 bit is set to 1, INTTMmn is generated by the start trigger.)
- <4> On detection of the valid edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated. However, this captured value is meaningless. The TCRmn register keeps on counting from 0000H.
- <5> On next detection of the valid edge of the TImn input, the value of the TCRmn register is captured to timer data register mn (TDRmn) and INTTMmn is generated.

Figure 7 - 31 Timing during Operation in Capture Mode (Input Pulse Interval Measurement)



Note	If a clock has been input to TImn (the trigger exists) when capturing starts, counting starts when a trigger is detected, even if no edge is detected. Therefore, the first captured value (<4>) does not determine a pulse interval (in the above figure, 0001 just indicates two clock cycles but does not determine the pulse interval) and so the user can ignore it.


Caution In the first cycle operation of count clock after writing the TSmn bit, an error at a maximum of one clock is generated since count start delays until count clock has been generated. When the information on count start timing is necessary, an interrupt can be generated at count start by setting MDmn0 = 1.

Remark **Figure 7 - 31** shows the timing when the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of Tl_{mn} input. The error per one period occurs be the asynchronous between the period of the Tl_{mn} input and that of the count clock (fMCK).

(4) Operation in one-count mode

- <1> Operation is enabled ($TE_{mn} = 1$) by writing 1 to the TS_{mn} bit.
- <2> Timer counter register mn (TCR_{mn}) holds the initial value until start trigger generation.
- <3> Rising edge of the TI_{mn} input is detected.
- <4> On start trigger detection, the value of timer data register mn (TDR_{mn}) is loaded to the TCR_{mn} register and count starts.
- <5> When the TCR_{mn} register counts down and its count value is 0000H, $INTT_{mn}$ is generated and the value of the TCR_{mn} register becomes FFFFH and counting stops.

Figure 7 - 32 Timing during Operation in One-Count Mode




Remark Figure 7 - 32 shows the timing when the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 fMCK cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI_{mn} input. The error per one period occurs be the asynchronous between the period of the TI_{mn} input and that of the count clock (fMCK).

(5) Operation in capture & one-count mode (high-level width measurement)

- <1> Operation is enabled ($TE_{mn} = 1$) by writing 1 to the TS_{mn} bit of timer channel start register m (TS_m).
- <2> Timer counter register mn (TCR_{mn}) holds the initial value until start trigger generation.
- <3> Rising edge of the TI_{mn} input is detected.
- <4> On start trigger detection, the value of 0000H is loaded to the TCR_{mn} register and count starts.
- <5> On detection of the falling edge of the TI_{mn} input, the value of the TCR_{mn} register is captured to timer data register mn (TDR_{mn}) and $INTTM_{mn}$ is generated.

Figure 7 - 33 Timing during Operation in Capture & One-Count Mode (High-Level Width Measurement)




Remark Figure 7 - 33 shows the timing when the noise filter is not used. By making the noise filter on-state, the edge detection becomes 2 f_{MCK} cycles (it sums up to 3 to 4 cycles) later than the normal cycle of TI_{mn} input. The error per one period occurs be the asynchronous between the period of the TI_{mn} input and that of the count clock (f_{MCK}).

7.6 Channel Output (TOMn Pin) Control

7.6.1 TOMn pin output circuit configuration

Figure 7 - 34 Output Circuit Configuration



The following describes the TOMn pin output circuit.

- <1> When TOMmn = 0 (master channel output mode), the set value of timer output level register m (TOLm) is ignored and only INTTM0p (slave channel timer interrupt) is transmitted to timer output register m (TOM).
- <2> When TOMmn = 1 (slave channel output mode), both INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOM register.

At this time, the TOLm register becomes valid and the signals are controlled as follows:

When TOLmn = 0: Positive logic output (INTTMmn → set, INTTM0p → reset)

When TOLmn = 1: Negative logic output (INTTMmn → reset, INTTM0p → set)

When INTTMmn and INTTM0p are simultaneously generated, (0% output of PWM), INTTM0p (reset signal) takes priority, and INTTMmn (set signal) is masked.

- <3> While timer output is enabled (TOEmn = 1), INTTMmn (master channel timer interrupt) and INTTM0p (slave channel timer interrupt) are transmitted to the TOM register. Writing to the TOM register (TOMn write signal) becomes invalid.

When TOEmn = 1, the TOMn pin output never changes with signals other than interrupt signals.

To initialize the TOMn pin output level, it is necessary to set timer operation is stopped (TOEmn = 0) and to write a value to the TOM register.

- <4> While timer output is disabled (TOEmn = 0), writing to the TOMn bit to the target channel (TOMn write signal) becomes valid. When timer output is disabled (TOEmn = 0), neither INTTMmn (master channel timer interrupt) nor INTTM0p (slave channel timer interrupt) is transmitted to the TOM register.


- <5> The TOM register can always be read, and the TOMn pin output level can be checked.

Remark m: Unit number (m = 0, 1)
 n: Channel number
 n = 0 to 7 (n = 0, 2, 4, 6 for master channel)
 p: Slave channel number
 n < p ≤ 7

7.6.2 TOmn pin output setting

The following figure shows the procedure and state transitions from the initial settings of a TOmn output pin to the start of timer operation.

Figure 7 - 35 State Transitions from the settings for timer output to the start of timer operation.



<1> The operation mode of timer output is set.

- TOMmn bit (0: Master channel output mode, 1: Slave channel output mode)
- TOLmn bit (0: Positive logic output, 1: Negative logic output)

<2> The timer output signal is set to the initial state by setting timer output register m (TOm).

<3> The timer output operation is enabled by writing 1 to the TOEmn bit (writing to the TOm register is disabled).

<4> The port is set to digital I/O by the port mode control A register (PMCAxx), port mode control T register (PMCTxx), port mode control E register (PMCExx), and port function output enable register (PFOEx) (see **7.3.17 Registers controlling port functions of pins to be used for timer I/O**).

<5> The port I/O setting is set to output (see **7.3.17 Registers controlling port functions of pins to be used for timer I/O**).

<6> The timer operation is enabled (TSmn = 1).

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.6.3 Cautions on channel output operation

- (1) Changing values set in the registers TOM, TOEm, and TOLm during timer operation

Since the timer operations (operations of timer counter register mn (TCRmn) and timer data register mn (TDRmn)) are independent of the TOMn output circuit and changing the values set in timer output register m (TOM), timer output enable register m (TOEm), and timer output level register m (TOLm) does not affect the timer operation, the values can be changed during timer operation. To output an expected waveform from the TOMn pin by timer operation, however, set the TOM, TOEm, TOLm, and TOMm registers to the values stated in the register setting example of each operation shown in 7.7 and 7.8.

When the values set to the TOEm, and TOMm registers (but not the TOM register) are changed close to the occurrence of the timer interrupt (INTTMmn) of each channel, the waveform output to the TOMn pin might differ, depending on whether the values are changed immediately before or immediately after the timer interrupt (INTTMmn) occurs.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)


(2) Default level of TOMn pin and output level after timer operation start

The change in the output level of the TOMn pin when timer output register m (TOM) is written while timer output is disabled (TOEmn = 0), the initial level is changed, and then timer output is enabled (TOEmn = 1) before port output is enabled, is shown below.

(a) When operation starts with master channel output mode (TOMmn = 0) setting

The setting of timer output level register m (TOLm) is invalid when master channel output mode (TOMmn = 0). When the timer operation starts after setting the default level, the toggle signal is generated and the output level of the TOMn pin is inverted.

Figure 7 - 36 TOMn Pin Output States with Toggled Output (TOMmn = 0)




Remark 1. Toggle: Toggle signal to invert the output on the TOMn pin

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

- (b) When operation starts with slave channel output mode (TOMmp = 1) setting (PWM output)

When slave channel output mode (TOMmp = 1), the active level is determined by timer output level register m (TOLm) setting.

Figure 7 - 37 TOmp Pin Output States with PWM Output (TOMmp = 1)



Remark 1. Set: The output signal of the TOmp pin changes from inactive level to active level.

Reset: The output signal of the TOmp pin changes from active level to inactive level.

Remark 2. m : Unit number ($m = 0, 1$), p : Channel number ($p = 1$ to 7)


(3) Operation of TOMn pin in slave channel output mode (TOMmn = 1)

(a) When the relevant bit of timer output level register m (TOLm) is changed during timer operation

When the TOLm register setting has been changed during timer operation, the setting becomes valid at the generation timing of the TOMn pin change condition. Rewriting the TOLm register does not change the output level of the TOMn pin.

The operation when TOMmn is set to 1 and the value of the TOLm register is changed while the timer is operating (TEmn = 1) is shown below.

Figure 7 - 38 Operation When the Relevant Bit of the TOLm Register is Changed during Timer Operation



Remark 1. Set: The output signal of the TOMn pin changes from inactive level to active level.

Reset: The output signal of the TOMn pin changes from active level to inactive level.

Remark 2. m: Unit number ($m = 0, 1$), **n:** Channel number ($n = 0$ to 7)

(b) Set/reset timing

To realize 0%/100% output at PWM output, the TOMn pin/TOMn bit set timing at master channel timer interrupt (INTTMmn) generation is delayed by 1 count clock by the slave channel.

If the set condition and reset condition are generated at the same time, a higher priority is given to the latter.


Figure 7 - 39 shows the states of operation following set and reset signals when the master and slave channels are set as follows.

Master channel: TOEmn = 1, TOMmn = 0, TOLmn = 0


Slave channel: TOEmp = 1, TOMmp = 1, TOLmp = 0

Figure 7 - 39 States of Operation following Set and Reset Signals

(1) Basic timing during operation



(2) Timing during operation with the duty cycle set to 0%



(Remarks are listed on the next page.)

Remark 1. Internal reset signal: T0mn pin reset/toggle signal

Internal set signal: T0mn pin set signal

Remark 2. m: Unit number (m = 0, 1)

n: Channel number

n = 0 to 7 (n = 0, 2, 4, 6 for master channel)

p: Slave channel number


$n < p \leq 7$

7.6.4 Collective manipulation of TOMn bit

In timer output register m (TOM), the setting bits for all the channels are located in one register in the same way as timer channel start register m (TSM). Therefore, the TOMn bit of all the channels can be manipulated collectively.

Only the desired bits can also be manipulated by enabling writing only to the TOMn bits (TOEmn = 0) that correspond to the relevant bits of the channel used to perform output (TOMn).


Figure 7 - 40 Example of TO0n Bit Collective Manipulation



Writing is done only to the TOMn bit with TOEmn = 0, and writing to the TOMn bit with TOEmn = 1 is ignored.

TOMn (channel output) to which TOEmn = 1 is set is not affected by the write operation. Even if the write operation is done to the TOMn bit, it is ignored and the output change by timer operation is normally done.

Figure 7 - 41 TO0n Pin States by Collective Manipulation of TO0n Bits



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)


7.6.5 Timer interrupts and TOMn outputs when counting is started

In the interval timer mode or capture mode, the MDmn0 bit in timer mode register mn (TMRmn) sets whether or not to generate a timer interrupt at count start.

When MDmn0 is set to 1, the count operation start timing can be known by the timer interrupt (INTTMmn) generation. In the other modes, neither timer interrupt at count operation start nor TOMn output is controlled.

Figure 7 - 42 shows operation examples when the interval timer mode (TOEmn = 1, TOMmn = 0) is set.

Figure 7 - 42 Examples of the Operation of Timer Interrupts and TOMn Outputs When Counting is Started



When MDmn0 is set to 1, a timer interrupt (INTTMmn) is output at count operation start, and TOMn performs a toggle operation.

When MDmn0 is set to 0, a timer interrupt (INTTMmn) is not output at count operation start, and TOMn does not change either. After counting one cycle, INTTMmn is output and TOMn performs a toggle operation.


Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.7 Timer Input (TImn) Control

7.7.1 TImn input circuit configuration

A signal is input from a timer input pin, goes through a noise filter and an edge detector, and is sent to a timer controller. Enable the noise filter for the pin in need of noise removal. The following shows the configuration of the input circuit.


Figure 7 - 43 Input Circuit Configuration



7.7.2 Noise filter

When the noise filter is disabled, the input signal is only synchronized with the operating clock (fMCK) for channel n. When the noise filter is enabled, after synchronization with the operating clock (fMCK) for channel n, whether the signal keeps the same value for two clock cycles is detected. The following shows differences in waveforms output from the noise filter between when the noise filter is enabled and disabled.

Figure 7 - 44 Sampling Waveforms through TImn Input Pin with Noise Filter Enabled and Disabled



7.7.3 Cautions on channel input operation

When a timer input pin is set as unused, the operating clock is not supplied to the noise filter. Therefore, after settings are made to use the timer input pin, the following wait time is necessary before a trigger is specified to enable operation of the channel corresponding to the timer input pin.

(1) Noise filter is disabled

When bits 12 (CCSmn), 9 (STSmn1), and 8 (STSmn0) in the timer mode register mn (TMRmn) are 0 and then one of them is set to 1, wait for at least two cycles of the operating clock (fMCK), and then set the operation enable trigger bit in the timer channel start register (TSm).

(2) Noise filter is enabled

When bits 12 (CCSmn), 9 (STSmn1), and 8 (STSmn0) in the timer mode register mn (TMRmn) are all 0 and then one of them is set to 1, wait for at least four cycles of the operating clock (fMCK), and then set the operation enable trigger bit in the timer channel start register (TSm).

7.8 Independent Channel Operation Function of Timer Array Unit

7.8.1 Operation as an interval timer or for square wave output

(1) Interval timer

The timer array unit can be used as a reference timer that generates INTTMmn (timer interrupt) at fixed intervals. The interrupt generation period can be calculated by the following expression.

$\text{Generation period of INTTMmn (timer interrupt)} = \text{Period of count clock} \times (\text{Set value of TDRmn} + 1)$

(2) Operation for square wave output

TOMn performs a toggle operation as soon as INTTMmn has been generated, and outputs a square wave with a duty factor of 50%.

The period and frequency for outputting a square wave from TOMn can be calculated by the following expressions.

$\bullet \text{ Period of square wave output from TOMn} = \text{Period of count clock} \times (\text{Set value of TDRmn} + 1) \times 2$

$\bullet \text{ Frequency of square wave output from TOMn} = \text{Frequency of count clock} / \{(\text{Set value of TDRmn} + 1) \times 2\}$

Timer counter register mn (TCRmn) operates as a down counter in the interval timer mode.

The TCRmn register loads the value of timer data register mn (TDRmn) at the first count clock after the channel start trigger bit (TSmn, TSHm1, TSHm3) of timer channel start register m (TSM) is set to 1. If the MDmn0 bit of timer mode register mn (TMRmn) is 0 at this time, INTTMmn is not output and the output on TOMn is not toggled. If the MDmn0 bit of the TMRmn register is 1, INTTMmn is output and the output on TOMn is toggled.


After that, the TCRmn register count down in synchronization with the count clock.

When TCRmn = 0000H, INTTMmn is output and the output on TOMn is toggled at the next count clock. At the same time, the TCRmn register loads the value of the TDRmn register again. After that, the same operation is repeated.

The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid from the next period.


Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 45 Block Diagram for Operation as an Interval Timer or for Square Wave Output



Note For channels 1 and 3, the clock can be selected as CKm0, CKm1, CKm2, or CKm3.

Figure 7 - 46 Example of Basic Timing during Operation as an Interval Timer or for Square Wave Output (MDmn0 = 1)



Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Remark 2. TSmn: Bit n of timer channel start register m (TSm)

TEMn: Bit n of timer channel enable status register m (TEm)


TCRmn: Timer counter register mn (TCRmn)

TDRmn: Timer data register mn (TDRmn)

TOMn: TOMn pin output signal

Figure 7 - 47 Example of Register Settings for Operation as an Interval Timer or for Square Wave Output

(a) Timer mode register mn (TMRmn)



(b) Timer output register m (TOM)

Bit n	
TOM	TOMn 1/0
	0: Outputs 0 from TOMn. 1: Outputs 1 from TOMn.

(c) Timer output enable register m (TOEm)

Bit n	
TOEm	TOEmn 1/0
	0: Stops the TOMn output operation by counting operation. 1: Enables the TOMn output operation by counting operation.

(d) Timer output level register m (TOLm)

Bit n	
TOLm	TOLmn 0
	0: Set this bit to 0 when TOMmn = 0 (master channel output mode)

(e) Timer output mode register m (TOMm)

Bit n	
TOMm	TOMmn 0
	0: Sets master channel output mode.

Note

TMRm2, TMRm4, TMRm6: MASTERmn bit
TMRm1, TMRm3: SPLITmn bit
TMRm0, TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 48 Procedure for Operations When the Interval Timer or Square Wave Output Function is to be Used

	Software Operation	Hardware State
TAU default setting		Power-off state (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on state. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets interval (period) value to timer data register mn (TDRmn).	Channel stops operating. (Clock is supplied and some power is consumed.)
	To use the TOMn output Clears the TOMmn bit of timer output mode register m (TOMm) to 0 (master channel output mode). Clears the TOLmn bit to 0. Sets the TOMn bit and determines default level of the TOMn output. →	The TOMn pin goes into Hi-Z output state. The TOMn default setting level is output when the port mode register is in the output mode and the port register is 0.
	Sets the TOEmn bit to 1 and enables operation of TOMn. →	TOMn does not change because channel stops operating.
	Clears the port register and port mode register to 0. →	The TOMn pin outputs the TOMn set level.
Operation start	(Sets the TOEmn bit to 1 only if using TOMn output and resuming operation.) Sets the TSmn (TSHm1, TSHm3) bit to 1. → The TSmn (TSHm1, TSHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3) = 1, and count operation starts. Value of the TDRmn register is loaded to timer counter register mn (TCRmn). INTTMmn is generated and TOMn performs toggle operation if the MDmn0 bit of the TMRmn register is 1.
During operation	Set values of the TMRmn register, TOMmn, and TOLmn bits cannot be changed. Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TOm and TOEm registers can be changed.	Counter (TCRmn) counts down. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again and the count operation is continued. By detecting TCRmn = 0000H, INTTMmn is generated and TOMn performs toggle operation. After that, the above operation is repeated.
Operation stop	The TTmn (TTHm1, TTHm3) bit is set to 1. → The TTmn (TTHm1, TTHm3) bit automatically returns to 0 because it is a trigger bit.	TEmn (TEHm1, TEHm3) = 0, and count operation stops. The TCRmn register holds count value and stops. The TOMn output is not initialized and retains its current state.
	The TOEmn bit is cleared to 0 and value is set to the TOMn bit. →	The TOMn pin outputs the TOMn bit set level.
TAU stop	To hold the TOMn pin output level Clears the TOMn bit to 0 after the value to be held is set to the port register. → When holding the TOMn pin output level is not necessary Setting not required.	The TOMn pin output level is held by port function.
	The TAUmEN bit of the PER0 register is cleared to 0. → Set the TAUmRES bit of the PRR0 register to 1 to initialize all circuits of the timer array unit. →	This stops supply of the input clock to timer array unit m. All circuits are initialized and SFR of each channel is also initialized. (The TOMn bit is cleared to 0 and the TOMn pin is set to port mode.)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.8.2 Operation as an external event counter

The timer array unit can be used as an external event counter that counts the number of times the valid input edge (external event) is detected in the TImn pin. When a specified count value is reached, the event counter generates an interrupt. The specified number of counts can be calculated by the following expression.

$$\text{Specified number of counts} = \text{Set value of TDRmn} + 1$$

Timer counter register mn (TCRmn) operates as a down counter in the event counter mode.

The TCRmn register loads the value of timer data register mn (TDRmn) by setting any channel start trigger bit (TSmn) of timer channel start register m (TSM) to 1.


The TCRmn register counts down each time the valid input edge of the TImn pin has been detected. When TCRmn = 0000H, the TCRmn register loads the value of the TDRmn register again, and outputs INTTMmn.

After that, the above operation is repeated.

An irregular waveform that depends on external events is output from the TOMn pin. Stop the output by setting the TOEmn bit of timer output enable register m (TOEm) to 0.


The TDRmn register can be rewritten at any time. The new value of the TDRmn register becomes valid during the next count period.

Figure 7 - 49 Block Diagram for Operation as an External Event Counter



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 50 Example of Basic Timing during Operation as an External Event Counter



Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Remark 2. TSmn: Bit n of timer channel start register m (TSm)

TE mn: Bit n of timer channel enable status register m (TE m)


TImn: TImn pin input signal

TCRmn: Timer counter register mn (TCRmn)


TDRmn: Timer data register mn (TDRmn)

Figure 7 - 51 Example of Register Settings in External Event Counter Mode


(a) Timer mode register mn (TMRmn)




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



Note TMRm2, TMRm4, TMRm6: MASTERmn bit
 TMRm1, TMRm3: SPLITmn bit
 TMRm0, TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 52 Procedure for Operations When the External Event Counter Function is to be Used

	Software Operation	Hardware State
TAU default setting		Power-off state (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on state. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). Sets number of counts to timer data register mn (TDRmn). Clears the TOEmn bit of timer output enable register m (TOEm) to 0.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation is resumed	Operation start Sets the TSmn bit to 1. → The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Value of the TDRmn register is loaded to timer counter register mn (TCRmn) and detection of the TImn pin input edge is awaited.
	During operation Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used. Set values of the TMRmn register, TOMmn, TOLmn, TOMn, and TOEmn bits cannot be changed.	Counter (TCRmn) counts down each time input edge of the TImn pin has been detected. When count value reaches 0000H, the value of the TDRmn register is loaded to the TCRmn register again, and the count operation is continued. By detecting TCRmn = 0000H, the INTTMmn output is generated. After that, the above operation is repeated.
	Operation stop The TTmn bit is set to 1. → The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
	TAU stop The TAUmEN bit of the PER0 register is cleared to 0. → Set the TAUmRES bit of the PRR0 register to 1 to initialize all circuits of the timer array unit. →	This stops supply of the input clock to timer array unit m. All circuits are initialized and SFR of each channel is also initialized.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.8.3 Operation as a frequency divider (channel 0 of unit 0 only)

The timer array unit can be used as a frequency divider that divides a clock input to the TI00 pin and outputs the result from the TO00 pin.

The divided clock frequency output from TO00 can be calculated by the following expression.

- When rising edge/falling edge is selected:

$$\text{Divided clock frequency} = \text{Input clock frequency} / \{(\text{Set value of TDR00} + 1) \times 2\}$$
- When both edges are selected:

$$\text{Divided clock frequency} = \text{Input clock frequency} / (\text{Set value of TDR00} + 1)$$

Timer counter register 00 (TCR00) operates as a down counter in the interval timer mode.

After the channel start trigger bit (TS00) of timer channel start register 0 (TS0) is set to 1, the TCR00 register loads the value of timer data register 00 (TDR00) when the TI00 valid edge is detected.

If the MD000 bit of timer mode register 00 (TMR00) is 0 at this time, INTTM00 is not output and the output on TO00 is not toggled. If the MD000 bit of timer mode register 00 (TMR00) is 1, INTTM00 is output and the output on TO00 is toggled.

After that, the TCR00 register counts down at the valid edge of the TI00 pin. When TCR00 = 0000H, it toggles the output on TO00. At the same time, the TCR00 register loads the value of the TDR00 register again, and continues counting.

If detection of both the edges of the TI00 pin is selected, the duty factor error of the input clock affects the divided clock period of the TO00 output.

The period of the TO00 output clock includes a sampling error of one period of the operation clock.

$$\text{Clock period of TO00 output} = \text{Ideal TO00 output clock period} \pm \text{Operation clock period (error)}$$

The TDR00 register can be rewritten at any time. The new value of the TDR00 register becomes valid during the next count period.

Figure 7 - 53 Block Diagram for Operation as a Frequency Divider






Figure 7 - 54 Example of Basic Timing during Operation as a Frequency Divider (MD000 = 1)




- Remark**
- TS00: Bit 0 of timer channel start register 0 (TS0)
 - TE00: Bit 0 of timer channel enable status register 0 (TE0)
 - TI00: TI00 pin input signal
 - TCR00: Timer counter register 00 (TCR00)
 - TDR00: Timer data register 00 (TDR00)
 - TO00: TO00 pin output signal

Figure 7 - 55 Example of Register Settings for Operation as a Frequency Divider


(a) Timer mode register 00 (TMR00)




(b) Timer output register 0 (TO0)



(c) Timer output enable register 0 (TOE0)



(d) Timer output level register 0 (TOL0)



(e) Timer output mode register 0 (TOM0)




Figure 7 - 56 Procedure for Operations When the Frequency Divider Function is to be Used (1/2)

	Software Operation	Hardware State
TAU default setting		Power-off state (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAU0EN bit of peripheral enable register 0 (PER0) to 1. →	Power-on state. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register 0 (TPS0). Determines clock frequencies of CK00 to CK03.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 0 (off) or 1 (on). Sets timer mode register 0n (TMR0n) (determines operation mode of channel and selects the detection edge). Sets interval (period) value to timer data register 00 (TDR00).	Channel stops operating. (Clock is supplied and some power is consumed.)
	Clears the TOM00 bit of timer output mode register 0 (TOM0) to 0 (master channel output mode). Clears the TOL00 bit to 0. Sets the TO00 bit and determines default level of the TO00 output. →	The TO00 pin goes into Hi-Z output state.
	Sets the TOE00 bit to 1 and enables operation of TO00. →	The TO00 default setting level is output when the port mode register is in output mode and the port register is 0.
	Clears the port register and port mode register to 0. →	TO00 does not change because channel stops operating. The TO00 pin outputs the TO00 set level.

Figure 7 - 56 Procedure for Operations When the Frequency Divider Function is to be Used (2/2)

	Software Operation	Hardware State
Operation is resumed	Operation start Sets the TOE00 bit to 1 (only when operation is resumed). Sets the TS00 bit to 1. The TS00 bit automatically returns to 0 because it is a trigger bit.	TE00 = 1, and count operation starts. Value of the TDR00 register is loaded to timer counter register 00 (TCR00). INTTM00 is generated and TO00 performs toggle operation if the MD000 bit of the TMR00 register is 1.
	During operation Set value of the TDR00 register can be changed. The TCR00 register can always be read. The TSR00 register is not used. Set values of the TO0 and TOE0 registers can be changed. Set values of the TMR00 register, TOM00, and TOL00 bits cannot be changed.	Counter (TCR00) counts down. When count value reaches 0000H, the value of the TDR00 register is loaded to the TCR00 register again, and the count operation is continued. By detecting TCR00 = 0000H, INTTM00 is generated and TO00 performs toggle operation. After that, the above operation is repeated.
	Operation stop The TT00 bit is set to 1. The TT00 bit automatically returns to 0 because it is a trigger bit.	TE00 = 0, and count operation stops. The TCR00 register holds count value and stops. The TO00 output is not initialized and retains its current state.
	The TOE00 bit is cleared to 0 and value is set to the TO00 bit.	The TO00 pin outputs the TO00 set level.
	TAU stop To hold the TO00 pin output level Clears the TO00 bit to 0 after the value to be held is set to the port register. When holding the TO00 pin output level is not necessary Setting not required.	The TO00 pin output level is held by port function.
	The TAU0EN bit of the PER0 register is cleared to 0. Set the TAUmRES bit of the PRR0 register to 1 to initialize all circuits of the timer array unit.	This stops supply of the input clock to timer array unit m. All circuits are initialized and SFR of each channel is also initialized. (The TO00 bit is cleared to 0 and the TO00 pin is set to port mode).

7.8.4 Operation for input pulse interval measurement

The count value can be captured at the TImn valid edge and the interval of the pulse input to TImn can be measured. In addition, the count value can be captured by using software operation (TSmn = 1) as a capture trigger while the TEMn bit is set to 1.

The pulse interval can be calculated by the following expression.

$$\text{Tlmm input pulse interval} = \text{Period of count clock} \times ((10000\text{H} \times \text{TSRmn: OVF}) + (\text{Captured value of TDRmn} + 1))$$

Caution The Tlmn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error of up to one operating clock cycle occurs.

Timer counter register mn (TCRmn) operates as an up counter in the capture mode.

When the channel start trigger bit (TSmn) of timer channel start register m (TSm) is set to 1, the TCRmn register counts up from 0000H in synchronization with the count clock.


When the TIMn pin input valid edge is detected, the count value of the TCRmn register is transferred (captured) to timer data register mn (TDRmn) and, at the same time, the TCRmn register is cleared to 0000H, and the INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow state of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.

Set the STSMn2 to STSMn0 bits of the TMRmn register to 001B to use the valid edges of TImn as a start trigger and a capture trigger.


Figure 7 - 57 Block Diagram for Operation for Input Pulse Interval Measurement



Note For channels 1 and 3, the clock can be selected as CKm0, CKm1, CKm2, or CKm3.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 58 Example of Basic Timing during Operation for Input Pulse Interval Measurement (MDmn0 = 0)



Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Remark 2. TSmn: Bit n of timer channel start register m (TSm)

TEmn: Bit n of timer channel enable status register m (TEm)

TImn: TImn pin input signal


TCRmn: Timer counter register mn (TCRmn)

TDRmn: Timer data register mn (TDRmn)


OVf: Bit 0 of timer status register mn (TSRmn)

Figure 7 - 59 Example of Register Settings for Operation for Input Pulse Interval Measurement


(a) Timer mode register mn (TMRmn)




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



(Note and Remark are listed on the next page.)

Note TMRm2, TMRm4, TMRm6: MASTERmn bit
 TMRm1, TMRm3: SPLITmn bit
 TMRm0, TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 60 Procedure for Operations When the Input Pulse Interval Measurement Function is to be Used

	Software Operation	Hardware State
TAU default setting		Power-off state (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on state. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel).	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets TSmn bit to 1. → The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and count operation starts. Timer counter register mn (TCRmn) is cleared to 0000H. When the MDmn0 bit of the TMRmn register is 1, INTTMmn is generated.
During operation	Set values of only the CISmn1 and CISmn0 bits of the TMRmn register can be changed. The TDRmn register can always be read. The TCRmn register can always be read. The TSRmn register can always be read. Set values of the TOMmn, TOLmn, TOMn, and TOEmn bits cannot be changed.	Counter (TCRmn) counts up from 0000H. When the valid edge of the TImn pin input is detected or the TSmn bit is set to 1, the count value is transferred (captured) to timer data register mn (TDRmn). At the same time, the TCRmn register is cleared to 0000H, and the INTTMmn signal is generated. If an overflow occurs at this time, the OVF bit of timer status register mn (TSRmn) is set; if an overflow does not occur, the OVF bit is cleared. After that, the above operation is repeated.
Operation stop	The TTmn bit is set to 1. → The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. →	This stops supply of the input clock to timer array unit m.
	Set the TAUmRES bit of the PRR0 register to 1 to initialize all circuits of the timer array unit. →	All circuits are initialized and SFR of each channel is also initialized.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.8.5 Operation for input signal high-/low-level width measurement

Caution When using a channel to implement the LIN-bus, set bit 1 (ISC1) of the input switch control register (ISC) to 1. In the following descriptions, read TImn as RxD2.

By starting counting at one edge of the TImn pin input and capturing the number of counts at another edge, the signal width (high-level width/low-level width) of TImn can be measured. The signal width of TImn can be calculated by the following expression.

$$\text{Signal width of TImn input} = \text{Period of count clock} \times ((10000\text{H} \times \text{TSRmn: OVF}) + (\text{Captured value of TDRmn} + 1))$$

Caution The TImn pin input is sampled using the operating clock selected with the CKSmn bit of timer mode register mn (TMRmn), so an error equivalent to one operation clock occurs.

Timer counter register mn (TCRmn) operates as an up counter in the capture & one-count mode.

When the channel start trigger bit (TSmn) of timer channel start register m (TSM) is set to 1, the TEmn bit is set to 1 and the TImn pin start edge detection wait state is set.

When the TImn pin input start edge (rising edge of the TImn pin input when the high-level width is to be measured) is detected, the counter counts up from 0000H in synchronization with the count clock. When the valid capture edge (falling edge of the TImn pin input when the high-level width is to be measured) is detected later, the count value is transferred to timer data register mn (TDRmn) and, at the same time, INTTMmn is output. If the counter overflows at this time, the OVF bit of timer status register mn (TSRmn) is set to 1. If the counter does not overflow, the OVF bit is cleared. The TCRmn register stops at the value "value transferred to the TDRmn register + 1", and the TImn pin start edge detection wait state is set. After that, the above operation is repeated.

As soon as the count value has been captured to the TDRmn register, the OVF bit of the TSRmn register is updated depending on whether the counter overflows during the measurement period. Therefore, the overflow state of the captured value can be checked.

If the counter reaches a full count for two or more periods, it is judged to be an overflow occurrence, and the OVF bit of the TSRmn register is set to 1. However, a normal interval value cannot be measured for the OVF bit, if two or more overflows occur.


Whether the high-level width or low-level width of the TImn pin is to be measured can be selected by using the CISmn1 and CISmn0 bits of the TMRmn register.

Because this function is used to measure the signal width of the TImn pin input, the TSmn bit cannot be set to 1 while the TEmn bit is 1.

CISmn1, CISmn0 of TMRmn register = 10B: Low-level width is measured.


CISmn1, CISmn0 of TMRmn register = 11B: High-level width is measured.

Figure 7 - 61 Block Diagram for Operation for Input Signal High-/Low-Level Width Measurement



Note For channels 1 and 3, the clock can be selected as CKm0, CKm1, CKm2, or CKm3.

Figure 7 - 62 Example of Basic Timing during Operation for Input Signal High-/Low-Level Width Measurement




Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)


Remark 2. TSmn: Bit n of timer channel start register m (TSm)
 TE mn: Bit n of timer channel enable status register m (TEm)
 TImn: TImn pin input signal
 TCRmn: Timer counter register mn (TCRmn)
 TDRmn: Timer data register mn (TDRmn)
 OVF: Bit 0 of timer status register mn (TSRmn)

Figure 7 - 63 Example of Register Settings for Operation for Input Signal High-/Low-Level Width Measurement


(a) Timer mode register mn (TMRmn)




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



Note TMRm2, TMRm4, TMRm6: MASTERmn bit
 TMRm1, TMRm3: SPLITmn bit
 TMRm0, TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 64 Procedure for Operations When the Input Signal High-/Low-Level Width Measurement Function is to be Used

	Software Operation	Hardware State
TAU default setting		Power-off state (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on state. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). Clears the TOEmn bit to 0 and stops operation of TOMn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. → The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the TImn pin start edge detection wait state is set.
	Detects the TImn pin input count start valid edge. →	Clears timer counter register mn (TCRmn) to 0000H and starts counting up.
During operation	Set value of the TDRmn register can always be read. The TCRmn register can always be read. The TSRmn register can always be read. Set values of the TMRmn register, TOMmn, TOLmn, TOMn, and TOEmn bits cannot be changed.	When the TImn pin start edge is detected, the counter (TCRmn) counts up from 0000H. If a capture edge of the TImn pin is detected, the count value is transferred to timer data register mn (TDRmn) and INTTMmn is generated. If an overflow occurs at this time, the OVF bit of timer status register mn (TSRmn) is set; if an overflow does not occur, the OVF bit is cleared. The TCRmn register stops the count operation until the next TImn pin start edge is detected.
Operation stop	The TTmn bit is set to 1. → The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops. The OVF bit of the TSRmn register is also held.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. → Set the TAUmRES bit of the PRR0 register to 1 to initialize all circuits of the timer array unit. →	This stops supply of the input clock to timer array unit m. All circuits are initialized and SFR of each channel is also initialized.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.8.6 Operation as a delay counter

It is possible to start counting down when the valid edge of the Tl_{mn} pin input is detected (an external event), and then generate INTTM_{mn} (a timer interrupt) after any specified interval.

It is also possible to start counting down and generate INTTM_{mn} (timer interrupt) at any interval by setting TSm_n to 1 by software while TEm_n = 1.

The interrupt generation period can be calculated by the following expression.

$$\text{Generation period of INTTM}_{mn} \text{ (timer interrupt)} = \text{Period of count clock} \times (\text{Set value of TDR}_{mn} + 1)$$


Timer counter register mn (TCR_{mn}) operates as a down counter in the one-count mode.

When the channel start trigger bit (TSm_n, TSHm1, TSHm3) of timer channel start register m (TSm) is set to 1, the TEm_n, TEHm1, TEHm3 bits are set to 1 and the Tl_{mn} pin input valid edge detection wait state is set.

Timer counter register mn (TCR_{mn}) starts operating upon Tl_{mn} pin input valid edge detection and loads the value of timer data register mn (TDR_{mn}). The TCR_{mn} register counts down from the value of the TDR_{mn} register it has loaded, in synchronization with the count clock. When TCR_{mn} = 0000H, it outputs INTTM_{mn} and stops counting until the next Tl_{mn} pin input valid edge is detected.

The TDR_{mn} register can be rewritten at any time. The new value of the TDR_{mn} register becomes valid from the next period.


Figure 7 - 65 Block Diagram for Operation as a Delay Counter



Note For channels 1 and 3, the clock can be selected as CKm0, CKm1, CKm2, or CKm3.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 66 Example of Basic Timing during Operation as a Delay Counter




Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)


Remark 2. TSmn: Bit n of timer channel start register m (TSm)
 TE mn: Bit n of timer channel enable status register m (TEm)
 TImn: TImn pin input signal
 TCRmn: Timer counter register mn (TCRmn)
 TDRmn: Timer data register mn (TDRmn)

Figure 7 - 67 Example of Register Settings for Operation as a Delay Counter


(a) Timer mode register mn (TMRmn)




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)



Note TMRm2, TMRm4, TMRm6: MASTERmn bit
 TMRm1, TMRm3: SPLITmn bit
 TMRm0, TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

Figure 7 - 68 Procedure for Operations When the Delay Counter Function is to be Used

	Software Operation	Hardware State
TAU default setting		Power-off state (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on state. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 to CKm3.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 0 (off) or 1 (on). Sets timer mode register mn (TMRmn) (determines operation mode of channel). INTTMmn output delay is set to timer data register mn (TDRmn). Clears the TOEmn bit to 0 and stops operation of TOMn.	Channel stops operating. (Clock is supplied and some power is consumed.)
Operation start	Sets the TSmn bit to 1. → The TSmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 1, and the start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit is set to 1) wait state is set.
	The counter starts counting down by the next start trigger detection. • Detects the TImn pin input valid edge. → • Sets the TSmn bit to 1 by the software.	Value of the TDRmn register is loaded to the timer counter register mn (TCRmn).
During operation	Set value of the TDRmn register can be changed. The TCRmn register can always be read. The TSRmn register is not used.	The counter (TCRmn) counts down. When the count value of TCRmn reaches 0000H, the INTTMmn output is generated, and the count operation stops until the next start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit is set to 1).
Operation stop	The TTmn bit is set to 1. → The TTmn bit automatically returns to 0 because it is a trigger bit.	TEmn = 0, and count operation stops. The TCRmn register holds count value and stops.
TAU stop	The TAUmEN bit of the PER0 register is cleared to 0. → Set the TAUmRES bit of the PRR0 register to 1 to initialize all circuits of the timer array unit. →	This stops supply of the input clock to timer array unit m. All circuits are initialized and SFR of each channel is also initialized.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 7)

7.9 Simultaneous Channel Operation Function of Timer Array Unit

7.9.1 Operation for the one-shot pulse output function

By using two channels as a set, a one-shot pulse having any delay pulse width can be generated from the signal input to the TImn pin.

The delay time and pulse width can be calculated by the following expressions.

$$\begin{aligned}\text{Delay time} &= \{\text{Set value of TDRmn (master)} + 2\} \times \text{Count clock period} \\ \text{Pulse width} &= \{\text{Set value of TDRmp (slave)}\} \times \text{Count clock period}\end{aligned}$$

The master channel operates in the one-count mode and counts the delays. Timer counter register mn (TCRmn) of the master channel starts operating upon start trigger detection and loads the value of timer data register mn (TDRmn).

The TCRmn register counts down from the value of the TDRmn register it has loaded, in synchronization with the count clock. When TCRmn = 0000H, it outputs INTTMmn and stops counting until the next start trigger is detected.


The slave channel operates in the one-count mode and counts the pulse width. The TCRmp register of the slave channel starts operation using INTTMmn of the master channel as a start trigger, and loads the value of the TDRmp register. The TCRmp register counts down from the value of the TDRmp register it has loaded, in synchronization with the count value. When count value = 0000H, it outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) is detected. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.

Instead of using the TImn pin input, a one-shot pulse can also be output using the software operation (TSmn = 1) as a start trigger.

Caution **The timing of loading of timer data register mn (TDRmn) of the master channel is different from that of the TDRmp register of the slave channel. If the TDRmn and TDRmp registers are rewritten during operation, therefore, an illegal waveform is output. Rewrite the TDRmn register after INTTMmn is generated and the TDRmp register after INTTMmp is generated.**


Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4, 6)
p: Slave channel number (n < p ≤ 7)

Figure 7 - 69 Block Diagram for Operation for the One-Shot Pulse Output Function



Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4, 6)
 p: Slave channel number (n < p ≤ 7)

Figure 7 - 70 Example of Basic Timing during Operation for the One-Shot Pulse Output Function




Remark 1. m: Unit number ($m = 0, 1$), n: Master channel number ($n = 0, 2, 4, 6$)

p: Slave channel number ($n < p \leq 7$)


Remark 2. TSmn, TSmp: Bits n and p of timer channel start register m (TSM)
 TE mn, TE mp: Bits n and p of timer channel enable status register m (TEM)
 TImn, TImp: Signals on the TImn and TImp input pins
 TCRmn, TCRmp: Timer counter registers mn, mp (TCRmn, TCRmp)
 TDRmn, TDRmp: Timer data registers mn, mp (TDRmn, TDRmp)
 TOMn, TOMP: Signals on the TOMn and TOMP output pins

Figure 7 - 71 Example of Register Settings for the Master Channel When the One-Shot Pulse Output Function is to be Used


(a) Timer mode register mn (TMRmn)




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)




Note TMRm2, TMRm4, TMRm6: MASTERmn = 1
 TMRm0: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4, 6)

Figure 7 - 72 Example of Register Settings for the Slave Channel When the One-Shot Pulse Output Function is to be Used

(a) Timer mode register mp (TMRmp)



(b) Timer output register m (TOM)

Bit p	
TOM	TOMP 1/0
0: Outputs 0 from TOMP. 1: Outputs 1 from TOMP.	

(c) Timer output enable register m (TOEm)

Bit p	
TOEm	TOEMP 1/0
0: Stops the TOMP output operation by counting operation. 1: Enables the TOMP output operation by counting operation.	

(d) Timer output level register m (TOLm)

Bit p	
TOLm	TOLMP 1/0
0: Positive logic output (active-high) 1: Negative logic output (active-low)	

(e) Timer output mode register m (TOMm)

Bit p	
TOMm	TOMMP 1
1: Sets the slave channel output mode.	

Note TMRm2, TMRm4, TMRm6: MASTERmn bit

TMRm1, TMRm3: SPLITmp bit

TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4, 6)
p: Slave channel number (n < p ≤ 7)

Figure 7 - 73 Procedure for Operations When the One-Shot Pulse Output Function is to be Used (1/2)

	Software Operation	Hardware State
TAU default setting		Power-off state (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable registers 0 (PER0) to 1. →	Power-on state. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets the corresponding bit of the noise filter enable registers 1, 2 (NFEN1, NFEN2) to 1. Sets timer mode register mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of channels). An output delay is set to timer data register mn (TDRmn) of the master channel, and a pulse width is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output. → Sets the TOEmp bit to 1 and enables operation of TOmp. → Clears the port register and port mode register to 0. →	The TOmp pin goes into Hi-Z output state. The TOmp default setting level is output when the port mode register is in output mode and the port register is 0. TOmp does not change because channel stops operating. The TOmp pin outputs the TOmp set level.

(Note and Remark are listed on the next page.)

Figure 7 - 73 Procedure for Operations When the One-Shot Pulse Output Function is to be Used (2/2)

	Software Operation	Hardware State
Operation start	Sets the TOEmp bit (slave) to 1 (only when operation is resumed). The TSmn (master) and TSmp (slave) bits of timer channel start register m (TSM) are set to 1 at the same time. → The TSmn and TSmp bits automatically return to 0 because they are trigger bits.	The TEMn and TEm bits are set to 1 and the master channel enters the start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit of the master channel is set to 1) wait state. Counter stops operating.
	Count operation of the master channel is started by start trigger detection of the master channel. • Detects the TImn pin input valid edge. • Sets the TSmn bit of the master channel to 1 by software ^{Note} .	Master channel starts counting.
	During operation	Master channel loads the value of the TDRmn register to timer counter register mn (TCRmn) by the start trigger detection (the valid edge of the TImn pin input is detected or the TSmn bit of the master channel is set to 1), and the counter starts counting down. When the count value reaches TCRmn = 0000H, the INTTMmn output is generated, and the counter stops until the next start trigger detection. The slave channel, triggered by INTTMmn of the master channel, loads the value of the TDRmp register to the TCRmp register, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
	Operation stop	TEMn, TEm = 0, and count operation stops. The TCRmn and TCRmp registers hold count value and stop. The TOmp output is not initialized and retains its current state.
TAU stop	The TOEmp bit of slave channel is cleared to 0 and value is set to the TOmp bit. →	The TOmp pin outputs the TOmp set level.
	To hold the TOmp pin output level Clears the TOmp bit to 0 after the value to be held is set to the port register. → When holding the TOmp pin output level is not necessary Setting not required.	The TOmp pin output level is held by port function.
	The TAUmEN bit of the PER0 register is cleared to 0. → Set the TAUmRES bit of the PRR0 register to 1 to initialize all circuits of the timer array unit. →	This stops supply of the input clock to timer array unit m. All circuits are initialized and SFR of each channel is also initialized. (The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.)

Note Do not set the TSmn bit of the slave channel to 1.

Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4, 6)
p: Slave channel number (n < p ≤ 7)

7.9.2 Operation for the PWM function

Two channels can be used as a set to generate a pulse of any period and duty factor.

The period and duty factor of the output pulse can be calculated by the following expressions.

Pulse period = {Set value of TDRmn (master) + 1} × Count clock period
 Duty factor [%] = {Set value of TDRmp (slave)} / {Set value of TDRmn (master) + 1} × 100
 0% output: Set value of TDRmp (slave) = 0000H
 100% output: Set value of TDRmp (slave) ≥ {Set value of TDRmn (master) + 1}

Remark The duty factor exceeds 100% if the set value of TDRmp (slave) > (set value of TDRmn (master) + 1), it summarizes to 100% output.

The master channel operates in the interval timer mode. If the channel start trigger bit (TSmn) of timer channel start register m (TSM) is set to 1, an interrupt (INTTMmn) is output, the value set to timer data register mn (TDRmn) is loaded to timer counter register mn (TCRmn), and the counter counts down in synchronization with the count clock. When the counter reaches 0000H, INTTMmn is output, the value of the TDRmn register is loaded again to the TCRmn register, and the counter counts down. This operation is repeated until the channel stop trigger bit (TTmn) of timer channel stop register m (TTM) is set to 1.

If two channels are used to output a PWM waveform, the period until the master channel counts down to 0000H is the PWM output (TOmp) cycle.

The slave channel operates in one-count mode. By using INTTMmn from the master channel as a start trigger, the TCRmp register loads the value of the TDRmp register and the counter counts down to 0000H. When the counter reaches 0000H, it outputs INTTMmp and waits until the next start trigger (INTTMmn from the master channel) is generated.


If two channels are used to output a PWM waveform, the period until the slave channel counts down to 0000H is the PWM output (TOmp) duty.

PWM output (TOmp) goes to the active level one clock after the master channel generates INTTMmn and goes to the inactive level when the TCRmp register of the slave channel becomes 0000H.

Caution To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel, a write access is necessary two times. The timing at which the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers is upon occurrence of INTTMmn of the master channel. Thus, when rewriting is performed split before and after occurrence of INTTMmn of the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, therefore, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel.


Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4, 6)
 p: Slave channel number (n < p ≤ 7)

Figure 7 - 74 Block Diagram for Operation for the PWM Function



Remark m: Unit number ($m = 0, 1$), n: Master channel number ($n = 0, 2, 4, 6$)
 p: Slave channel number ($n < p \leq 7$)

Figure 7 - 75 Example of Basic Timing during Operation for the PWM Function




Remark 1. m: Unit number ($m = 0, 1$), n: Master channel number ($n = 0, 2, 4, 6$)

p: Slave channel number ($n < p \leq 7$)


Remark 2. TSmn, TSmp: Bits n and p of timer channel start register m (TSM)
 TE mn, TE mp: Bits n and p of timer channel enable status register m (TEM)
 TCRmn, TCRmp: Timer counter registers mn, mp (TCRmn, TCRmp)
 TDRmn, TDRmp: Timer data registers mn, mp (TDRmn, TDRmp)
 TOMn, TOMP: Signals on the TOMn and TOMP output pins

Figure 7 - 76 Example of Register Settings for the Master Channel When the PWM Function is to be Used


(a) Timer mode register mn (TMRmn)




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)




Note TMRm2, TMRm4, TMRm6: MASTERmn = 1
 TMRm0: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4, 6)

Figure 7 - 77 Example of Register Settings for the Slave Channel When the PWM Function is to be Used

(a) Timer mode register mp (TMRmp)



(b) Timer output register m (TOM)

Bit p	
TOM	TOMP 1/0
0: Outputs 0 from TOMP. 1: Outputs 1 from TOMP.	

(c) Timer output enable register m (TOEm)

Bit p	
TOEm	TOEMP 1/0
0: Stops the TOMP output operation by counting operation. 1: Enables the TOMP output operation by counting operation.	

(d) Timer output level register m (TOLm)

Bit p	
TOLm	TOLMP 1/0
0: Positive logic output (active-high) 1: Negative logic output (active-low)	

(e) Timer output mode register m (TOMm)

Bit p	
TOMm	TOMMP 1
1: Sets the slave channel output mode.	

Note

TMRm2, TMRm4, TMRm6:	MASTERmn bit
TMRm1, TMRm3:	SPLITmp bit
TMRm5, TMRm7:	Fixed to 0

Remark

m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4, 6)
 p: Slave channel number (n < p ≤ 7)

Figure 7 - 78 Procedure for Operations When the PWM Function is to be Used (1/2)

	Software Operation	Hardware State
TAU default setting		Power-off state (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on state. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode registers mn, mp (TMRmn, TMRmp) of two channels to be used (determines operation mode of channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp register of the slave channel.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channel. The TOMmp bit of timer output mode register m (TOMm) is set to 1 (slave channel output mode). Sets the TOLmp bit. Sets the TOmp bit and determines default level of the TOmp output. →	The TOmp pin goes into Hi-Z output state.
	Sets the TOEmp bit to 1 and enables operation of TOmp. →	The TOmp default setting level is output when the port mode register is in output mode and the port register is 0.
	Clears the port register and port mode register to 0. →	TOmp does not change because channel stops operating. The TOmp pin outputs the TOmp set level.

Figure 7 - 78 Procedure for Operations When the PWM Function is to be Used (2/2)

	Software Operation	Hardware State
Operation is resumed.	Operation start Sets the TOEmp bit (slave) to 1 (only when operation is resumed). The TSmn (master) and TSmp (slave) bits of timer channel start register m (TSm) are set to 1 at the same time. → The TSmn and TSmp bits automatically return to 0 because they are trigger bits.	TEMn = 1, TEmP = 1 When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
	During operation Set values of the TMRmn and TMRmp registers, TOMmn, TOMmp, TOLmn, and TOLmp bits cannot be changed. Set values of the TDRmn and TDRmp registers can be changed after INTTMmn of the master channel is generated. The TCRmn and TCRmp registers can always be read. The TSRmn and TSRmp registers are not used.	The counter of the master channel loads the TDRmn register value to timer counter register mn (TCRmn), and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again. At the slave channel, the value of the TDRmp register is loaded to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output level of TOmp becomes active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
	Operation stop The TTmn (master) and TTmp (slave) bits are set to 1 at the same time. → The TTmn and TTmp bits automatically return to 0 because they are trigger bits.	TEMn, TEmP = 0, and count operation stops. The TCRmn and TCRmp registers hold count value and stop. The TOmp output is not initialized and retains its current state.
	The TOEmp bit of slave channel is cleared to 0 and value is set to the TOmp bit. →	The TOmp pin outputs the TOmp set level.
	TAU stop To hold the TOmp pin output level Clears the TOmp bit to 0 after the value to be held is set to the port register. → When holding the TOmp pin output level is not necessary Setting not required.	The TOmp pin output level is held by port function.
	The TAUmEN bit of the PER0 register is cleared to 0. → Set the TAUmRES bit of the PRR0 register to 1 to initialize all circuits of the timer array unit. →	This stops supply of the input clock to timer array unit m. All circuits are initialized and SFR of each channel is also initialized. (The TOmp bit is cleared to 0 and the TOmp pin is set to port mode.)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2, 4, 6)

p: Slave channel number (n < p ≤ 7)

7.9.3 Operation for the multiple PWM output function

By extending the PWM function and using multiple slave channels, many PWM waveforms with different duty values can be output.

For example, when using two slave channels, the period and duty factor of an output pulse can be calculated by the following expressions.

$$\begin{aligned}\text{Pulse period} &= \{\text{Set value of TDRmn (master)} + 1\} \times \text{Count clock period} \\ \text{Duty factor 1 [\%]} &= \{\text{Set value of TDRmp (slave 1)}\} / \{\text{Set value of TDRmn (master)} + 1\} \times 100 \\ \text{Duty factor 2 [\%]} &= \{\text{Set value of TDRmq (slave 2)}\} / \{\text{Set value of TDRmn (master)} + 1\} \times 100\end{aligned}$$

Remark Although the duty factor exceeds 100% if the set value of TDRmp (slave 1) > {set value of TDRmn (master) + 1} or if the {set value of TDRmq (slave 2)} > {set value of TDRmn (master) + 1}, it is summarized into 100% output.

Timer counter register mn (TCRmn) of the master channel operates in the interval timer mode and counts the periods. The TCRmp register of the slave channel 1 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOmp pin. The TCRmp register loads the value of timer data register mp (TDRmp), using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmp = 0000H, TCRmp outputs INTTMmp and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOmp becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmp = 0000H.


In the same way as the TCRmp register of the slave channel 1, the TCRmq register of the slave channel 2 operates in one-count mode, counts the duty factor, and outputs a PWM waveform from the TOMq pin. The TCRmq register loads the value of the TDRmq register, using INTTMmn of the master channel as a start trigger, and starts counting down. When TCRmq = 0000H, the TCRmq register outputs INTTMmq and stops counting until the next start trigger (INTTMmn of the master channel) has been input. The output level of TOMq becomes active one count clock after generation of INTTMmn from the master channel, and inactive when TCRmq = 0000H.

When channel 0 is used as the master channel as above, up to seven types of PWM signals can be output at the same time.

Caution To rewrite both timer data register mn (TDRmn) of the master channel and the TDRmp register of the slave channel 1, write access is necessary at least twice. Since the values of the TDRmn and TDRmp registers are loaded to the TCRmn and TCRmp registers after INTTMmn is generated from the master channel, if rewriting is performed separately before and after generation of INTTMmn from the master channel, the TOmp pin cannot output the expected waveform. To rewrite both the TDRmn register of the master and the TDRmp register of the slave, be sure to rewrite both the registers immediately after INTTMmn is generated from the master channel (This applies also to the TDRmq register of the slave channel 2).


Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4)
p: Slave channel number, q: Slave channel number
 $n < p < q \leq 7$ (Where p and q are integers greater than n)

Figure 7 - 79 Block Diagram for Operation for the Multiple PWM Output Function (for Two Types of PWM Output)



Remark m: Unit number ($m = 0, 1$), n: Master channel number ($n = 0, 2, 4$)
p: Slave channel number, q: Slave channel number
 $n < p < q \leq 7$ (Where p and q are integers greater than n)

Figure 7 - 80 Example of Basic Timing during Operation for the Multiple PWM Output Function
(for Two Types of PWM Output)



Remark 1. m: Unit number ($m = 0, 1$), n: Master channel number ($n = 0, 2, 4$)

p: Slave channel number, q: Slave channel number

$n < p < q \leq 7$ (Where p and q are integers greater than n)

Remark 2. TS_{mn} , TS_{mp} , TS_{mq} : Bits n, p, and q of timer channel start register m (TS_m)

TE_{mn} , TE_{mp} , TE_{mq} : Bits n, p, and q of timer channel enable status register m (TE_m)


TCR_{mn} , TCR_{mp} , TCR_{mq} : Timer counter registers mn, mp, mq (TCR_{mn} , TCR_{mp} , TCR_{mq})

TDR_{mn} , TDR_{mp} , TDR_{mq} : Timer data registers mn, mp, mq (TDR_{mn} , TDR_{mp} , TDR_{mq})


TO_{mn} , TO_{mp} , TO_{mq} : Signals on the TO_{mn} , TO_{mp} , and TO_{mq} output pins

Figure 7 - 81 Example of Register Settings for the Master Channel When the Multiple PWM Output Function is to be Used


(a) Timer mode register mn (TMRmn)




(b) Timer output register m (TOM)




(c) Timer output enable register m (TOEm)



(d) Timer output level register m (TOLm)



(e) Timer output mode register m (TOMm)




Note TMRm2, TMRm4, TMRm6: MASTERmn = 1
 TMRm0: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4)

Figure 7 - 82 Example of Register Settings for the Slave Channel When the Multiple PWM Output Function is to be Used (for Two Types of PWM Output)

(a) Timer mode registers mp and mq (TMRmp and TMRmq)



(b) Timer output register m (TOM)

	Bit q	Bit p					
TOm	<table> <tr> <td>TOmq</td> <td>TOmp</td> </tr> <tr> <td>1/0</td> <td>1/0</td> </tr> </table>	TOmq	TOmp	1/0	1/0		0: Outputs 0 from TOmp or TOmq. 1: Outputs 1 from TOmp or TOmq.
TOmq	TOmp						
1/0	1/0						

(c) Timer output enable register m (TOEm)

	Bit q	Bit p	
TOEm	TOEmq 1/0	TOEmp 1/0	0: Stops the TOMp or TOMq output operation by counting operation. 1: Enables the TOMp or TOMq output operation by counting operation.

(d) Timer output level register m (TOLm)

	Bit q	Bit p					
TOLm	<table><tr><td>TOLmq</td><td>TOLmp</td></tr><tr><td>1/0</td><td>1/0</td></tr></table>	TOLmq	TOLmp	1/0	1/0		0: Positive logic output (active-high) 1: Negative logic output (active-low)
TOLmq	TOLmp						
1/0	1/0						

(e) Timer output mode register m (TOMm)

	Bit q	Bit p					
TOMm	<table><tr><td>TOMmq</td><td>TOMmp</td></tr><tr><td>1</td><td>1</td></tr></table>	TOMmq	TOMmp	1	1		1: Sets the slave channel output mode.
TOMmq	TOMmp						
1	1						

(Note and Remark are listed on the next page.)

Note TMRm2, TMRm4, TMRm6: MASTERmp and MASTERmq bits
 TMRm1, TMRm3: SPLITmp and SPLITmq bits
 TMRm5, TMRm7: Fixed to 0

Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4)
 p: Slave channel number, q: Slave channel number
 $n < p < q \leq 7$ (Where p and q are integers greater than n)

Figure 7 - 83 Procedure for Operations When the Multiple PWM Output Function is to be Used (for Two Types of PWM Output) (1/2)

	Software Operation	Hardware State
TAU default setting		Power-off state (Clock supply is stopped and writing to each register is disabled.)
	Sets the TAUmEN bit of peripheral enable register 0 (PER0) to 1. →	Power-on state. Each channel stops operating. (Clock supply is started and writing to each register is enabled.)
	Sets timer clock select register m (TPSm). Determines clock frequencies of CKm0 and CKm1.	
Channel default setting	Sets timer mode registers mn, mp, 0q (TMRmn, TMRmp, TMRmq) of each channel to be used (determines operation mode of channels). An interval (period) value is set to timer data register mn (TDRmn) of the master channel, and a duty factor is set to the TDRmp and TDRmq registers of the slave channels.	Channel stops operating. (Clock is supplied and some power is consumed.)
	Sets slave channels. The TOMmp and TOMmq bits of timer output mode register m (TOMm) are set to 1 (slave channel output mode). Sets the TOLmp and TOLmq bits. Sets the TOmp and TOMq bits and determines default level of the TOmp and TOMq outputs. →	The TOmp and TOMq pins go into Hi-Z output state.
	Sets the TOEmp and TOEmq bits to 1 and enables operation of TOmp and TOMq. →	The TOmp and TOMq default setting levels are output when the port mode register is in output mode and the port register is 0.
	Clears the port register and port mode register to 0. →	TOmp and TOMq do not change because channels stop operating. The TOmp and TOMq pins output the TOmp and TOMq set levels.

(Remark is listed on the next page.)

Figure 7 - 83 Procedure for Operations When the Multiple PWM Output Function is to be Used (for Two Types of PWM Output) (2/2)

	Software Operation	Hardware State
Operation is resumed.	Operation start (Sets the TOEmp and TOEmq (slave) bits to 1 only when resuming operation.) The TSmn bit (master), and TSmp and TSmq (slave) bits of timer channel start register m (TSM) are set to 1 at the same time. → The TSmn, TSmp, and TSmq bits automatically return to 0 because they are trigger bits.	TEmn = 1, TEmq, TEMq = 1 When the master channel starts counting, INTTMmn is generated. Triggered by this interrupt, the slave channel also starts counting.
	During operation Set values of the TMRmn, TMRmp, TMRmq registers, TOMmn, TOMmp, TOMmq, TOLmn, TOLmp, and TOLmq bits cannot be changed. Set values of the TDRmn, TDRmp, and TDRmq registers can be changed after INTTMmn of the master channel is generated. The TCRmn, TCRmp, and TCRmq registers can always be read. The TSRmn, TSRmp, and TSR0q registers are not used.	The counter of the master channel loads the TDRmn register value to timer counter register mn (TCRmn) and counts down. When the count value reaches TCRmn = 0000H, INTTMmn output is generated. At the same time, the value of the TDRmn register is loaded to the TCRmn register, and the counter starts counting down again. At the slave channel 1, the values of the TDRmp register are transferred to the TCRmp register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmp become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmp = 0000H, and the counting operation is stopped. At the slave channel 2, the values of the TDRmq register are transferred to TCRmq register, triggered by INTTMmn of the master channel, and the counter starts counting down. The output levels of TOmq become active one count clock after generation of the INTTMmn output from the master channel. It becomes inactive when TCRmq = 0000H, and the counting operation is stopped. After that, the above operation is repeated.
	Operation stop The TTmn bit (master), TTmp, and TTmq (slave) bits are set to 1 at the same time. → The TTmn, TTmp, and TTmq bits automatically return to 0 because they are trigger bits.	TEmn, TEmq, TEMq = 0, and count operation stops. The TCRmn, TCRmp, and TCRmq registers hold count value and stop. The TOmp and TOmq outputs are not initialized and retain their current states.
	The TOEmp and TOEmq bits of slave channels are cleared to 0 and value is set to the TOmp and TOMq bits. →	The TOmp and TOmq pins output the TOmp and TOMq set levels.
	TAU stop To hold the TOmp and TOMq pin output levels Clears the TOmp and TOMq bits to 0 after the value to be held is set to the port register. → When holding the TOmp and TOMq pin output levels are not necessary Setting not required	The TOmp and TOMq pin output levels are held by port function.
	The TAUMEN bit of the PER0 register is cleared to 0. → Set the TAUMRES bit of the PRR0 register to 1 to initialize all circuits of the timer array unit. →	This stops supply of the input clock to timer array unit m. All circuits are initialized and SFR of each channel is also initialized. (The TOmp and TOMq bits are cleared to 0 and the TOmp and TOMq pins are set to port mode.)

Remark m: Unit number (m = 0, 1), n: Master channel number (n = 0, 2, 4)

p: Slave channel number, q: Slave channel number

n < p < q ≤ 7 (Where p and q are consecutive integers greater than n)

7.10 Cautions When Using Timer Array Unit

7.10.1 Cautions when using timer output

Pins may be assigned multiplexed timer output and other alternate functions. The assignment depends on the product.

If you intend to use a timer output, set the outputs from all other multiplexed pin functions to their initial values.

For details, see **4.5 Register Settings When Using Alternate Function**.

7.10.2 Point for caution when a timer output is to be used as an event input for the ELCL

The timer outputs (TO00 to TO07) of channels 0 to 7 of timer array unit 0 can be used as event inputs for the logic and event link controller (ELCL). When the timer output signal is to be used for event input to the ELCL but not for output to the TO0m pin, set the corresponding bit in port function output enable register 0 (PFOE0) to 0.

For details, see **4.3.15 Port function output enable registers (PFOEx)**.

CHAPTER 8 REALTIME CLOCK (RTC)

8.1 Functions of Realtime Clock

The realtime clock has the following features.

- Capable of counting years, months, days of the week, dates, hours, minutes, and seconds, for up to 99 years
- Fixed-cycle interrupt (with period selectable from among 0.5 of a second, 1 second, 1 minute, 1 hour, 1 day, or 1 month)
- Alarm interrupt (alarm set by day of week, hour, and minute)
- Pin output function of 1 Hz

The realtime clock interrupt signal (INTRTC) can be used to wake up the MCU from the STOP mode, or to trigger transitions of the A/D converter to the SNOOZE mode.


8.2 Configuration of the Realtime Clock

The realtime clock includes the following hardware blocks.

Table 8 - 1 Configuration of the Realtime Clock

Item	Configuration
Counter	Internal counter (16 bits)
Control registers	Peripheral enable register 0 (PER0)
	Subsystem clock supply mode control register (OSMC)
	Realtime clock control register 0 (RTCC0)
	Realtime clock control register 1 (RTCC1)
	Second count register (SEC)
	Minute count register (MIN)
	Hour count register (HOUR)
	Day count register (DAY)
	Day-of-week count register (WEEK)
	Month count register (MONTH)
	Year count register (YEAR)
	Time error correction register (SUBCUD)
	Alarm minute register (ALARMWM)
	Alarm hour register (ALARMWH)
	Alarm day-of-week register (ALARMWW)

Figure 8 - 1 Block Diagram of the Realtime Clock



Caution The count of years, months, weeks, days, hours, minutes, and seconds can only proceed when a subsystem clock (fsxr = 32.768 kHz) is selected as the operating clock of the realtime clock. When the low-speed on-chip oscillator clock (fil = 32.768 kHz) is selected, only the fixed-cycle interrupt is available.

8.3 Registers to Control the Realtime Clock

The following registers are used to control the realtime clock.

- Peripheral enable register 0 (PER0)
- Subsystem clock supply mode control register (OSMC)
- Realtime clock control register 0 (RTCC0)
- Realtime clock control register 1 (RTCC1)
- Second count register (SEC)
- Minute count register (MIN)
- Hour count register (HOUR)
- Day count register (DAY)
- Day-of-week count register (WEEK)
- Month count register (MONTH)
- Year count register (YEAR)
- Time error correction register (SUBCUD)
- Alarm minute register (ALARMWM)
- Alarm hour register (ALARMWH)
- Alarm day-of-week register (ALARMWW)
- Port mode register 3 (PM3)
- Port register 3 (P3)

The following shows the register states depending on reset sources.

Reset Source	System-related registers ^{Note 1}	Calendar-related registers ^{Note 2}
POR	Reset	Not reset
External reset	Retained	Retained
WDT	Retained	Retained
TRAP	Retained	Retained
LVD	Retained	Retained
Other internal reset sources	Retained	Retained

Note 1. RTCC0, RTCC1, and SUBCUD

Note 2. SEC, MIN, HOUR, DAY, WEEK, MONTH, YEAR, ALARMWM, ALARMWH, and ALARMWW

Assertion of the reset signal does not reset the SEC, MIN, HOUR, DAY, WEEK, MONTH, YEAR, ALARMWM, ALARMWH, or ALARMWW register. Initialize all the registers after power on.

8.3.1 Peripheral enable register 0 (PER0)

This register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise. When the realtime clock is used, be sure to set bit 7 (RTCWEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 8 - 2 Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER0	RTCWEN	IICA1EN Note 1	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN Note 2	TAU0EN

RTCWEN	Control of access to the realtime clock (RTC)
0	- SFR used by the realtime clock (RTC) cannot be written. - Operation of the realtime clock (RTC) can be enabled.
1	- SFR used by the realtime clock (RTC) can be read and written. - Operation of the realtime clock (RTC) can be enabled.

Note 1. This bit is only present in the 44- to 128-pin products.

Note 2. This bit is only present in the 80-, 100-, and 128-pin products.

Caution 1. When the realtime clock is to be used, start by setting the RTCWEN bit to 1 and then set the following registers once oscillation of the counter clock (f_{RTCCK}) has become stable. If RTCWEN is 0, attempted writing to the control registers of the realtime clock is ignored, and 00H is read (except for the subsystem clock supply mode control register (OSMC), port mode register 3 (PM3), and port register 3 (P3)).

- Realtime clock control register 0 (RTCC0)
- Realtime clock control register 1 (RTCC1)
- Second count register (SEC)
- Minute count register (MIN)
- Hour count register (HOUR)
- Day count register (DAY)
- Day-of-week count register (WEEK)
- Month count register (MONTH)
- Year count register (YEAR)
- Time error correction register (SUBCUD)
- Alarm minute register (ALARMWM)
- Alarm hour register (ALARMWH)
- Alarm day-of-week register (ALARMWW)

Caution 2. The subsystem clock supply to peripheral functions other than the realtime clock can be stopped in STOP mode or HALT mode when the subsystem clock is in use, by setting the RTCLPC bit of the subsystem clock supply mode control register (OSMC) to 1.

Caution 3. Be sure to clear the following bits to 0.

Bits 6 and 1 in the 30-, 32-, 36-, 40-, 44-, 48-, 52-, and 64-pin products

8.3.2 Subsystem clock supply mode control register (OSMC)

The WUTMMCK0 bit can be used to select the control clock (fRTCCK) for the realtime clock.

The RTCLPC bit of this register can be used to reduce the power consumption by disabling supply of the clock signal to peripheral functions that are not in use. For details about setting the RTCLPC bit, see **CHAPTER 6 CLOCK GENERATOR**.

The OSMC register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 8 - 3 Format of Subsystem Clock Supply Mode Control Register (OSMC)

Address: F00F3H
After reset: Undefined
R/W: R/W

Symbol	<7>	6	5	<4>	3	2	1	<0>
OSMC	RTCLPC	0	0	WUTMMCK0	x	x	0	HIPREC
WUTMMCK0 Selection of the operating clock (fRTCCK) for the control block of the realtime clock								
0 Subsystem clock XR (fsXR) or fRTC128HZ (fRTC128HZ is selected when the setting of the RTC128EN bit is 1.)								
1 Low-speed on-chip oscillator clock (fIL)Notes 1, 2								

Note 1. Setting the WUTMMCK0 bit to 1 is prohibited when the subsystem clock X is selected as the operating clock for the control block of the realtime clock.

Note 2. Switching between the subsystem clock and the low-speed on-chip oscillator clock by using the WUTMMCK0 bit is only possible while operations of the realtime clock, 32-bit interval timer interfaces UARTA0 and UARTA1, remote control signal receiver, and clock output/buzzer output controller are all stopped.

Caution Counting of years, months, weeks, days, hours, minutes, and seconds can only proceed when the subsystem clock XR (fsXR = 32.768 kHz) or fRTC128HZ is selected as the operating clock for the control block of the realtime clock. When the low-speed on-chip oscillator clock (fIL = 32.768 kHz) is selected, only the fixed-cycle interrupt is available.

8.3.3 Realtime clock control register 0 (RTCC0)

The RTCC0 is an 8-bit register that is used to start or stop the realtime clock operation, control the RTC1HZ pin, and set a 12- or 24-hour system and the fixed-cycle interrupt. The RTCC0 register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of this register is 00H following an internal reset by the power-on reset circuit.

Figure 8 - 4 Format of Realtime Clock Control Register 0 (RTCC0)

Address: F022BH
 After reset: 00H
 R/W: R/W

Symbol	<7>	6	<5>	<4>	3	2	1	0
RTCC0	RTCE	0	RCLOE1	RTC128EN	AMPM	CT2	CT1	CT0

RTCE ^{Note}	Realtime clock operation control
0	Stops counter operation.
1	Starts counter operation.

RCLOE1	RTC1HZ pin output control
0	Disables output of the RTC1HZ pin (1 Hz).
1	Enables output of the RTC1HZ pin (1 Hz).

RTC128EN	Selection of the operating clock for the realtime clock (fRTCCLK)
0	32.768 kHz
1	128 Hz
- Setting this bit to 1 enables the realtime clock to operate with the 128-Hz clock for lower-power operation. - Time error correction cannot be used when the setting of this bit is 1. - The WUTMMCK bit in the OSMC register should be set to 0 when setting this bit to 1.	

AMPM	Selection of 12-/24-hour system
0	12-hour system (a.m. and p.m. are displayed.)
1	24-hour system
- Rewrite the AMPM bit value after setting the RWAIT bit (bit 0 of the realtime clock control register 1 (RTCC1)) to 1. If the AMPM bit value is changed, the values of the hour count register (HOUR) change according to the specified time system. Table 8 - 2 shows the time (hour) digits indicated according to the setting of this bit.	

CT2	CT1	CT0	Fixed-cycle interrupt (INTRTC) selection
0	0	0	Does not use fixed-cycle interrupt.
0	0	1	Once per 0.5 s (synchronized with second count up)
0	1	0	Once per 1 s (same time as second count up)
0	1	1	Once per 1 m (second 00 of every minute)
1	0	0	Once per 1 hour (minute 00 and second 00 of every hour)
1	0	1	Once per 1 day (hour 00, minute 00, and second 00 of every day)
1	1	×	Once per 1 month (Day 1, hour 00 a.m., minute 00, and second 00 of every month)

To change the values of the CT2 to CT0 bits while counting is in progress (RTCE = 1), rewrite the values of the CT2 to CT0 bits after disabling interrupt processing of INTRTC by using the interrupt mask flag register. Furthermore, after rewriting the values of the CT2 to CT0 bits, enable interrupt processing after clearing the RIFG and RTCIF flags.

Note To shift to the STOP mode immediately after setting the RTCE bit to 1, follow the procedure in **Figure 8 - 20 Procedure for Shifting to HALT or STOP Mode after Setting RTCE Bit to 1.**

Caution 1. Do not change the value of the RCLOE1 bit when RTCE is 1.

Caution 2. 1 Hz is not output even if RCLOE1 is set to 1 when RTCE is 0.

Caution 3. Be sure to set bit 6 to 0.

Remark ×: don't care

8.3.4 Realtime clock control register 1 (RTCC1)

The RTCC1 is an 8-bit register that is used to control the alarm interrupt and the wait time of the counter. The RTCC1 register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of this register is 00H following an internal reset by the power-on reset circuit.

Figure 8 - 5 Format of Realtime Clock Control Register 1 (RTCC1) (1/2)

Address: F022CH
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	5	<4>	<3>	2	<1>	<0>
RTCC1	WALE	WALIE	0	WAFG	RIFG	0	RWST	RWAIT

WALE	Alarm operation control
0	Match operation is invalid.
1	Match operation is valid.
When setting a value to the WALE bit while counting is in progress (RTCE = 1) and WALIE is 1, rewrite the WALE bit after disabling interrupt processing of INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG and RTCIF flags after rewriting the WALE bit. When setting any of the alarm-related registers (WALIE flag of realtime clock control register 1 (RTCC1), the alarm minute register (ALARMWM), the alarm hour register (ALARMWH), and the alarm day-of-week register (ALARMWW)), set the WALE bit to 0 to disable matching.	

WALIE	Control of alarm interrupt (INTRTC)
0	Does not generate interrupt on matching of alarm.
1	Generates interrupt on matching of alarm.

WAFG	Alarm detection status flag
0	Alarm mismatch
1	Detection of matching of alarm
This is a status flag that indicates detection of matching with the alarm. It is only valid when WALE is 1 and is set to 1 one cycle of f_{RTCC} after matching of the alarm is detected. This flag is cleared when 0 is written to it. Writing 1 to it is invalid.	

RIFG	Fixed-cycle interrupt status flag
0	Fixed-cycle interrupt is not generated.
1	Fixed-cycle interrupt is generated.
This flag indicates the status of generation of the fixed-cycle interrupt. When the fixed-cycle interrupt is generated, it is set to 1. This flag is cleared when 0 is written to it. Writing 1 to it is invalid.	

Figure 8 - 5 Format of Realtime Clock Control Register 1 (RTCC1) (2/2)

RWST	Wait status flag of realtime clock ^{Note 3}
0	Counting is in progress.
1	Counter values are readable and writable.
This status flag indicates whether the setting of the RWAIT bit is valid. Before reading or writing the counter value, confirm that the value of this flag is 1.	

RWAIT	Wait control of realtime clock
0	Counting proceeds.
1	Stops the SEC to YEAR counters. Counter values are readable and writable.
This bit controls the operation of the counter. Be sure to write 1 to this bit to read or write the counter value. So that the 16-bit internal counter continues to run, return the value of this bit to 0 on completion of reading or writing within one second. After setting this bit to 1, it takes up to one cycle of fRTCK until the counter value can be actually read or written (RWST = 1).^{Notes 1, 2} When the internal counter (16 bits) overflows while the setting of this bit is 1, an indicator of the counter having overflowed is retained after RWAIT has become 0, after which counting up continues. Note that, when the second count register has been written to, the overflow is not retained.	

Note 1. When the RWAIT bit is set to 1 within one cycle of fRTCK clock after setting the RTCE bit to 1, the setting of the RWST bit actually becoming 1 may take up to two cycles of the operating clock (fRTCK).

Note 2. When the RWAIT bit is set to 1 within one cycle of fRTCK clock after release from the standby mode (HALT mode, STOP mode, or SNOOZE mode), the setting of the RWST bit actually becoming 1 may take up to two cycles of the operating clock (fRTCK).

Note 3. Bit 1 is read-only.

Caution Note that using a bit manipulation instruction for writing to the RTCC1 register may lead to clearing of the RIFG and WAFG flags. Therefore, when writing to the RTCC1 register, be sure to use an 8-bit manipulation instruction. To prevent the RIFG and WAFG flags from being cleared during writing, disable writing by setting 1 to the corresponding bit. However, if the RIFG and WAFG flags are not in use and a change to the value does not matter, using a bit manipulation instruction for writing to the RTCC1 register does not create a problem.

Remark 1. Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). When using these two types of interrupts at the same time, which interrupt occurred can be judged by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) upon INTRTC occurrence.

Remark 2. The internal counter (16 bits) is cleared when the second count register (SEC) is written.

8.3.5 Second count register (SEC)

The SEC is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of seconds. This counter is incremented each time the internal counter (16-bit) overflows. When data is written to this register, it is written to a buffer and then to the counter up to two cycles of `frtclk` later. Set a decimal value of 00 to 59 to this register in BCD code. The SEC register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Figure 8 - 6 Format of Second Count Register (SEC)

Address: F0220H
 After reset: Undefined
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
SEC	0	SEC40	SEC20	SEC10	SEC8	SEC4	SEC2	SEC1

Caution When reading from or writing to this register while the counter is in operation (`RTCE = 1`), follow the procedures described in 8.4.3 Reading from and writing to the counters of the realtime clock.

Remark The internal counter (16 bits) is cleared when the second count register (SEC) is written.

8.3.6 Minute count register (MIN)

The MIN is an 8-bit register that takes a value of 0 to 59 (decimal) and indicates the count value of minutes. This counter is incremented each time the second counter overflows. When data is written to this register, it is written to a buffer and then to the counter up to two cycles of `frtclk` later. Even if the second count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 59 to this register in BCD code. The MIN register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Figure 8 - 7 Format of Minute Count Register (MIN)

Address: F0221H
 After reset: Undefined
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
MIN	0	MIN40	MIN20	MIN10	MIN8	MIN4	MIN2	MIN1

Caution When reading from or writing to this register while the counter is in operation (`RTCE = 1`), follow the procedures described in 8.4.3 Reading from and writing to the counters of the realtime clock.

8.3.7 Hour count register (HOUR)

The HOUR is an 8-bit register that takes a value of 00 to 23 or 01 to 12 and 21 to 32 (decimal) and indicates the count value of hours. This counter is incremented each time the minute counter overflows. When data is written to this register, it is written to a buffer and then to the counter up to two cycles of `fRTCCK` later. Even if the minute count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Specify a decimal value of 00 to 23, 01 to 12, or 21 to 32 by using BCD code according to the time system specified using bit 3 (AMPM) of the realtime clock control register 0 (RTCC0). If the AMPM bit value is changed, the values of the HOUR register change according to the specified time system. The HOUR register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Figure 8 - 8 Format of Hour Count Register (HOUR)

Address: F0222H
 After reset: Undefined
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
HOUR	0	0	HOUR20	HOUR10	HOUR8	HOUR4	HOUR2	HOUR1

Caution 1. Bit 5 (HOUR20) of the HOUR register indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

Caution 2. When reading from or writing to this register while the counter is in operation (RTCE = 1), follow the procedures described in 8.4.3 Reading from and writing to the counters of the realtime clock.

Table 8 - 2 shows the relationship between the setting value of the AMPM bit, the hour count register (HOUR) value, and time.

Table 8 - 2 Displayed Time Digits

24-Hour Display (AMPM = 1)		12-Hour Display (AMPM = 0)	
Time	HOUR Register	Time	HOUR Register
0	00H	12 a.m.	12H
1	01H	1 a.m.	01H
2	02H	2 a.m.	02H
3	03H	3 a.m.	03H
4	04H	4 a.m.	04H
5	05H	5 a.m.	05H
6	06H	6 a.m.	06H
7	07H	7 a.m.	07H
8	08H	8 a.m.	08H
9	09H	9 a.m.	09H
10	10H	10 a.m.	10H
11	11H	11 a.m.	11H
12	12H	12 p.m.	32H
13	13H	1 p.m.	21H
14	14H	2 p.m.	22H
15	15H	3 p.m.	23H
16	16H	4 p.m.	24H
17	17H	5 p.m.	25H
18	18H	6 p.m.	26H
19	19H	7 p.m.	27H
20	20H	8 p.m.	28H
21	21H	9 p.m.	29H
22	22H	10 p.m.	30H
23	23H	11 p.m.	31H

The HOUR register value is set to 12-hour display when the AMPM bit is 0 and to 24-hour display when the AMPM bit is 1. In 12-hour display, the fifth bit of the HOUR register displays 0 for AM and 1 for PM.

8.3.8 Day count register (DAY)

The DAY is an 8-bit register that takes a value of 1 to 31 (decimal) and indicates the count value of days.

This counter is incremented each time the hour counter overflows. Counting by the date counter proceeds as shown below.

- 01 to 31 (January, March, May, July, August, October, December)
- 01 to 30 (April, June, September, November)
- 01 to 29 (February, leap year)
- 01 to 28 (February, normal year)

When data is written to this register, it is written to a buffer and then to the counter up to two cycles of f_{RTCLK} later. Even if the hour count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 31 to this register in BCD code.

The DAY register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Figure 8 - 9 Format of Day Count Register (DAY)

Address: F0224H
After reset: Undefined
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
DAY	0	0	DAY20	DAY10	DAY8	DAY4	DAY2	DAY1

Caution When reading from or writing to this register while the counter is in operation ($RTCE = 1$), follow the procedures described in 8.4.3 Reading from and writing to the counters of the realtime clock.

8.3.9 Day-of-week count register (WEEK)

The WEEK is an 8-bit register that takes a value of 0 to 6 (decimal) and indicates the count value of days of the week. This counter is incremented in synchronization with the date counter. When data is written to this register, it is written to a buffer and then to the counter up to two cycles of f_{RTCLK} later. Set a decimal value of 00 to 06 to this register in BCD code. The WEEK register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Figure 8 - 10 Format of Day-of-Week Count Register (WEEK)

Address: F0223H
 After reset: Undefined
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
WEEK	0	0	0	0	0	WEEK4	WEEK2	WEEK1

Caution 1. The value corresponding to the month count register (MONTH) or the day count register (DAY) is not stored in the day-of-week count register (WEEK) automatically. After reset release, set the day-of-week count register as follow.

Day	WEEK
Sunday	00H
Monday	01H
Tuesday	02H
Wednesday	03H
Thursday	04H
Friday	05H
Saturday	06H

Caution 2. When reading from or writing to this register while the counter is in operation ($RTCE = 1$), follow the procedures described in 8.4.3 Reading from and writing to the counters of the realtime clock.

8.3.10 Month count register (MONTH)

The MONTH is an 8-bit register that takes a value of 1 to 12 (decimal) and indicates the count value of months.

This counter is incremented each time the day counter overflows. When data is written to this register, it is written to a buffer and then to the counter up to two cycles of `frtcck` later. Even if the day count register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 01 to 12 to this register in BCD code. The MONTH register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Figure 8 - 11 Format of Month Count Register (MONTH)

Address: F0225H
After reset: Undefined
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
MONTH	0	0	0	MONTH10	MONTH8	MONTH4	MONTH2	MONTH1

Caution When reading from or writing to this register while the counter is in operation (`RTCE = 1`), follow the procedures described in 8.4.3 Reading from and writing to the counters of the realtime clock.

8.3.11 Year count register (YEAR)

The YEAR is an 8-bit register that takes a value of 0 to 99 (decimal) and indicates the value of the counter of years.

This counter is incremented each time the month count register (MONTH) overflows.

Values 00, 04, 08, ..., 92, and 96 indicate a leap year. When data is written to this register, it is written to a buffer and then to the counter up to two cycles of `frtcck` later. Even if the MONTH register overflows while this register is being written, this register ignores the overflow and is set to the value written. Set a decimal value of 00 to 99 to this register in BCD code. The YEAR register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Figure 8 - 12 Format of Year Count Register (YEAR)

Address: F0226H
After reset: Undefined
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
YEAR	YEAR80	YEAR40	YEAR20	YEAR10	YEAR8	YEAR4	YEAR2	YEAR1

Caution When reading from or writing to this register while the counter is in operation (`RTCE = 1`), follow the procedures described in 8.4.3 Reading from and writing to the counters of the realtime clock.

8.3.12 Time error correction register (SUBCUD)

This register is used to correct the time with high accuracy when it is running slow or fast by adjusting the value that is considered an overflow from the internal counter (16 bits) to the second count register (SEC) (reference value: 7FFFH). The SUBCUD register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following an internal reset by the power-on reset circuit.

Figure 8 - 13 Format of Time Error Correction Register (SUBCUD)

Address: F0227H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
SUBCUD	DEV	F6	F5	F4	F3	F2	F1	F0

DEV	Setting of time error correction timing
0	Corrects time error when the second digits are at 00, 20, or 40 (every 20 seconds).
1	Corrects time error only when the second digits are at 00 (every 60 seconds).

Writing to the SUBCUD register at the following timing is prohibited.

- When DEV = 0 is set: For a period of SEC = 00H, 20H, 40H
- When DEV = 1 is set: For a period of SEC = 00H

F6	Setting of time error correction value
0	Increases by $\{(F5, F4, F3, F2, F1, F0) - 1\} \times 2$.
1	Decreases by $\{((F5, F4, F3, F2, F1, F0) + 1) \times 2$.

When (F6, F5, F4, F3, F2, F1, F0) = (*, 0, 0, 0, 0, 0, *), the time error is not corrected. * is 0 or 1.
/F5 to /F0 are the inverted values of the corresponding bits (000011 when 111100).

Range of correction value: (when F6 = 0) 2, 4, 6, 8, ... , 120, 122, 124
(when F6 = 1) -2, -4, -6, -8, ... , -120, -122, -124

The range of value that can be corrected by using the time error correction register (SUBCUD) is shown below.

	DEV = 0 (correction every 20 seconds)	DEV = 1 (correction every 60 seconds)
Correctable range	-189.2 ppm to 189.2 ppm	-63.1 ppm to 63.1 ppm
Maximum excludes quantization error	±1.53 ppm	±0.51 ppm
Minimum resolution	±3.05 ppm	±1.02 ppm

Caution Time error correction cannot be used in the 128-Hz operating mode (RTC128EN = 1); it can only proceed if the setting of RTC128EN is 0.

Remark If a correctable range is -63.1 ppm or lower and 63.1 ppm or higher, set DEV to 0.

8.3.13 Alarm minute register (ALARMWWM)

This register is used to set minutes of alarm. The ALARMWWM register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Caution Set a decimal value of 00 to 59 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

Figure 8 - 14 Format of Alarm Minute Register (ALARMWWM)

Address: F0228H
After reset: Undefined
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ALARMWWM	0	WM40	WM20	WM10	WM8	WM4	WM2	WM1

8.3.14 Alarm hour register (ALARMWH)

This register is used to set hours of alarm. The ALARMWH register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Caution Set a decimal value of 00 to 23, 01 to 12, or 21 to 32 to this register in BCD code. If a value outside the range is set, the alarm is not detected.

Figure 8 - 15 Format of Alarm Hour Register (ALARMWH)

Address: F0229H
After reset: Undefined
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ALARMWH	0	0	WH20	WH10	WH8	WH4	WH2	WH1

Caution Bit 5 (WH20) of the ALARMWH register indicates AM(0)/PM(1) if AMPM = 0 (if the 12-hour system is selected).

8.3.15 Alarm day-of-week register (ALARMWW)

This register is used to set days of the week of alarm. The ALARMWW register can be set by an 8-bit memory manipulation instruction. This register is not initialized by a reset signal.

Figure 8 - 16 Format of Alarm Day-of-Week Register (ALARMWW)

Address: F022AH
 After reset: Undefined
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ALARMWW	0	WW6	WW5	WW4	WW3	WW2	WW1	WW0

Here is an example of setting the alarm.

Time of Alarm	Day of week							12-Hour Display				24-Hour Display			
	Sunday	Monday	Tuesday	Wednesday	Thursday	Friday	Saturday	Hour	Hour	Minute	Minute	Hour	Hour	Minute	Minute
	W W 0	W W 1	W W 2	W W 3	W W 4	W W 5	W W 6	10	1	10	1	10	1	10	1
Every day, 0:00 a.m.	1	1	1	1	1	1	1	1	2	0	0	0	0	0	0
Every day, 1:30 a.m.	1	1	1	1	1	1	1	0	1	3	0	0	1	3	0
Every day, 11:59 a.m.	1	1	1	1	1	1	1	1	1	5	9	1	1	5	9
Monday through Friday, 0:00 p.m.	0	1	1	1	1	1	0	3	2	0	0	1	2	0	0
Sunday, 1:30 p.m.	1	0	0	0	0	0	0	2	1	3	0	1	3	3	0
Monday, Wednesday, Friday, 11:59 p.m.	0	1	0	1	0	1	0	3	1	5	9	2	3	5	9

8.3.16 Port mode register 3 (PM3)

The PM3 register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of this register is FFH following a reset. When using the port 3 as the RTC1HZ pin for output of 1 Hz, set the PM30 bit to 0.

Figure 8 - 17 Format of Port Mode Register 3 (PM3)

Address: FFF23H
 After reset: FFH
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
PM3	PM37	PM36	PM35	PM34	PM33	PM32	PM31	PM30

8.3.17 Port register 3 (P3)

The P3 register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of this register is 00H following a reset. When using the port 3 as 1-Hz output to the RTC1Hz pin, set the P30 bit to 0.

Figure 8 - 18 Format of Port Register 3 (P3)

Address: FFF03H

After reset: 00H


R/W: R/W

Symbol	7	6	5	4	3	2	1	0
P3	P37	P36	P35	P34	P33	P32	P31	P30

8.4 Operations of the Realtime Clock

8.4.1 Starting the Realtime Clock Operation

Figure 8 - 19 Procedure for Starting the Realtime Clock Operation



Note 1. First set the RTCWEN bit to 1 and set the RTC128EN bit as desired, while oscillation of the count clock (f_{RTCCK}) is stable.

Note 2. Set up the SUBCUD register only if the time error must be corrected. For details about how to calculate the correction value, see **8.4.6 Example of time error correction by the realtime clock**.

Time error correction cannot be used while the setting of the RTC128EN bit is 1.


Note 3. Confirm the procedure described in **8.4.2 Shifting to HALT or STOP mode after starting operation** when shifting to HALT or STOP mode without waiting for INTRTC = 1 after RTCE = 1.

8.4.2 Shifting to HALT or STOP mode after starting operation

Take either of the steps listed below when shifting to HALT or STOP mode immediately after setting the RTCE bit to 1. Note that any of these steps is not required when shifting to the HALT or STOP mode after the INTRTC interrupt has occurred.

- Make a transition to HAL or STOP mode when at least two counter clock cycles (f_{RTCCK}) have elapsed after setting the RTCE bit to 1 (see **Figure 8 - 20, Example 1**).
- After setting the RTCE bit to 1 and then setting the RWAIT bit to 1, poll the RWST bit to check if it has become 1 yet. After setting the RWAIT bit to 0 and polling the RWST bit to check if it has become 0 yet, a transition to HALT/STOP mode will proceed (see **Figure 8 - 20, Example 2**).

Figure 8 - 20 Procedure for Shifting to HALT or STOP Mode after Setting RTCE Bit to 1




8.4.3 Reading from and writing to the counters of the realtime clock

Read or write the counter after setting 1 to RWAIT first.

Set RWAIT to 0 after completion of reading or writing the counter.

Figure 8 - 21 Procedure for Reading Realtime Clock




Note Be sure to confirm that RWST = 0 before setting STOP mode.

Caution Complete the series of process of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), day-of-week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be read in any sequence. All the registers do not have to read and only some registers may be read.

Figure 8 - 22 Procedure for Writing Realtime Clock



Note Be sure to confirm that RWST = 0 before setting STOP mode.

Caution 1. Complete the series of operations of setting the RWAIT bit to 1 to clearing the RWAIT bit to 0 within 1 second.


Caution 2. When changing the values of the SEC, MIN, HOUR, WEEK, DAY, MONTH, and YEAR register while the counting is in progress (RTCE = 1), rewrite the values of the MIN register after disabling interrupt processing of INTRTC by using the interrupt mask flag register. Furthermore, clear the WAFG, RIFG and RTCIF flags after rewriting the MIN register.

Remark The second count register (SEC), minute count register (MIN), hour count register (HOUR), day-of-week count register (WEEK), day count register (DAY), month count register (MONTH), and year count register (YEAR) may be written in any sequence. All the registers do not have to be set and only some registers may be written.

8.4.4 Setting alarm by the realtime clock

Set time of alarm after setting 0 to WALE (alarm operation invalid.) first.

Figure 8 - 23 Alarm Processing Procedure




Remark 1. The alarm minute register (ALARMWM), alarm hour register (ALARMWH), and alarm day-of-week register (ALARMWW) may be written in any sequence.

Remark 2. Fixed-cycle interrupts and alarm match interrupts use the same interrupt source (INTRTC). To use these two types of interrupts at the same time, the source of the interrupt can be identified by checking the fixed-cycle interrupt status flag (RIFG) and the alarm detection status flag (WAFG) when an INTRTC is generated.

8.4.5 1 Hz output by the realtime clock

Figure 8 - 24 1 Hz Output Setting Procedure



Caution First set the `RTCWEN` bit to 1, while oscillation of the count clock (`fRTCCK`) is stable.

8.4.6 Example of time error correction by the realtime clock

Time can be corrected with high accuracy when it is slow or fast, by setting a value to the time error correction register.

Example of calculating the correction value

The correction value used when correcting the count value of the internal counter (16 bits) is calculated by using the following expression.

Set the DEV bit to 0 when the correction range is –63.1 ppm or less, or 63.1 ppm or more.

(When DEV = 0)

Correction value^{Note} = Number of correction counts in 1 minute ÷ 3 = (Oscillation frequency ÷ Target frequency – 1) × 32768 × 60 ÷ 3

(When DEV = 1)

Correction value^{Note} = Number of correction counts in 1 minute = (Oscillation frequency ÷ Target frequency – 1) × 32768 × 60

Note The correction value is the time error correction value calculated by using bits 6 to 0 of the time error correction register (SUBCUD).
 (When F6 = 0) Correction value = {(F5, F4, F3, F2, F1, F0) – 1} × 2
 (When F6 = 1) Correction value = – {(F5, F4, F3, F2, F1, F0) + 1} × 2
 When (F6, F5, F4, F3, F2, F1, F0) is (*, 0, 0, 0, 0, 0, *), time error correction is not performed. “*” is 0 or 1.
 /F5 to /F0 are bit-inverted values (000011 when 111100).

Remark 1. The correction value is 2, 4, 6, 8, ... 120, 122, 124 or –2, –4, –6, –8, ... –120, –122, –124.

Remark 2. The oscillation frequency is a value of the count clock (fRTCCK).

It can be calculated from the output frequency of the RTC1HZ pin × 32768 when the time error correction register is set to its initial value (00H).

Remark 3. The target frequency is the frequency resulting after correction performed by using the time error correction register.

Correction example 1

Example of correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz – 131.2 ppm)

[Measuring the oscillation frequency]

To measure the oscillation frequency^{Note} of each product, a signal at about 32.768 kHz can be output from the PCLBUZ0 pin when the clock error correction register (SUBCUD) is set to its initial value (00H).

Note See **8.4.5 1 Hz output by the realtime clock** for the setting procedure of the RTC1Hz output, and see **10.4 Operations of the Clock Output/Buzzer Output Controller** for the setting procedure for output of about 32 kHz from the PCLBUZ0 pin.

[Calculating the correction value]

When the output frequency from the PCLBUZ0 pin is 32772.3 Hz:

Given that the target frequency is 32768 Hz (32772.3 Hz -131.2 ppm) and the extent of correction is -131.2 ppm (not in the range below -63.1 ppm), set DEV to 0. Accordingly, the expression for calculating the correction value when DEV is 0 is applicable.

$$\begin{aligned}
 \text{Correction value} &= \text{Error for correction of counting of 1 minute} \div 3 \\
 &= (\text{Oscillation frequency} \div \text{target frequency} - 1) \times 32768 \times 60 \div 3 \\
 &= (32772.3 \div 32768 - 1) \times 32768 \times 60 \div 3 \\
 &= 86
 \end{aligned}$$

[Calculating the values to be set to (F6 to F0)]

When the correction value is 86:


If the correction value is 0 or larger (the clock is running slow), set F6 to 0. Calculate (F5, F4, F3, F2, F1, F0) from the correction value.

$$\begin{aligned}
 \{ (F5, F4, F3, F2, F1, F0) - 1 \} \times 2 &= 86 \\
 (F5, F4, F3, F2, F1, F0) &= 44 \\
 (F5, F4, F3, F2, F1, F0) &= (1, 0, 1, 1, 0, 0)
 \end{aligned}$$

Consequently, when correcting from 32772.3 Hz to 32768 Hz (32772.3 Hz – 131.2 ppm), setting the correction register such that DEV is 0 and the correction value is 86 (bits 6 to 0 of the SUBCUD register: 0101100) results in the desired frequency of 32768 Hz (error of 0 ppm).

Figure 8 - 25 shows the operation for correction when the value of (DEV, F6, F5, F4, F3, F2, F1, F0) is (0, 0, 1, 0, 1, 1, 0, 0).

Figure 8 - 25 Operation for Correction when the Value of (DEV, F6, F5, F4, F3, F2, F1, F0) = (0, 0, 1, 0, 1, 1, 0, 0)



Correction example 2

Example of correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm)

[Measuring the oscillation frequency]

To measure the oscillation frequency^{Note} of each product, a signal at about 1 Hz can be output from the RTC1HZ pin when the clock error correction register (SUBCUD) is set to its initial value (00H).

Note See 8.4.5 1 Hz output by the realtime clock for the setting procedure for output of about 1 Hz from the RTC1HZ pin.

[Calculating the correction value]

When the output frequency from the RTC1HZ pin is 0.9999817 Hz:

Oscillation frequency = $32768 \times 0.9999817 \approx 32767.4$ Hz

Given that the target frequency is 32768 Hz (32767.4 Hz + 18.3 ppm), set DEV to 0. Accordingly, the expression for calculating the correction value when DEV is 1 is applicable.

$$\begin{aligned}
 \text{Correction value} &= \text{Error for correction of counting of 1 minute} \\
 &= (\text{Oscillation frequency} \div \text{Target frequency} - 1) \times 32768 \times 60 \\
 &= (32767.4 \div 32768 - 1) \times 32768 \times 60 \\
 &= -36
 \end{aligned}$$

[Calculating the values to be set to (F6 to F0)]

When the correction value is -36:


If the correction value is 0 or less (the clock is running fast), set F6 to 0. Calculate (F5, F4, F3, F2, F1, F0) from the correction value.

$$\begin{aligned}
 -\{(/F5, /F4, /F3, /F2, /F1, /F0) + 1\} \times 2 &= -36 \\
 (/F5, /F4, /F3, /F2, /F1, /F0) &= 17 \\
 (/F5, /F4, /F3, /F2, /F1, /F0) &= (0, 1, 0, 0, 0, 1) \\
 (F5, F4, F3, F2, F1, F0) &= (1, 0, 1, 1, 1, 0)
 \end{aligned}$$

Consequently, when correcting from 32767.4 Hz to 32768 Hz (32767.4 Hz + 18.3 ppm), setting the correction register such that DEV is 1 and the correction value is -36 (bits 6 to 0 of the SUBCUD register: 1101110) results in the desired frequency of 32768 Hz (error of 0 ppm).

Figure 8 - 26 shows the operation for correction when the value of (DEV, F6, F5, F4, F3, F2, F1, F0) is (1, 1, 1, 0, 1, 1, 1, 0).

Figure 8 - 26 Operation for Correction when the Value of (DEV, F6, F5, F4, F3, F2, F1, F0) = (1, 1, 1, 0, 1, 1, 1, 0)



CHAPTER 9 32-BIT INTERVAL TIMER (TML32)

The 32-bit interval timer is made up of four 8-bit interval timers (referred to as channels 0 to 3). Each is capable of operating independently and in that case they all have the same functions. Two 8-bit interval timer channels can be connected to operate as a 16-bit interval timer. Four 8-bit interval timer channels can be connected to operate as a 32-bit interval timer.

9.1 Overview

The 32-bit interval timer operates with the fMXP, fSXP, fIHP, or fIMP clock or the event input from the ELCL, which is asynchronous with the CPU operation. **Table 9 - 1** lists the specifications of the 32-bit interval timer operations and **Figure 9 - 1** shows a block diagram of the 32-bit interval timer.


Table 9 - 1 Specifications of 32-Bit Interval Timer Operations

Item	Description
Count source (operating clock)	• fMXP • fSXP • fIHP • fIMP • Event input from the ELCL
Capture clock	• fMXP • fSXP • fIHP • fIMP • Event input from the ELCL
Frequency division ratio	• 1/1, 1/2, 1/4, 1/8, 1/16, 1/32, 1/64, 1/128
Operating mode	• 8-bit counter mode Channels 0 to 3 independently operate as 8-bit counters. • 16-bit counter mode The combinations of channels 0 and 1 and channels 2 and 3 are cascade-connectable to operate as two 16-bit counters. • 32-bit counter mode Channels 0 to 3 are connected to operate as a 32-bit counter. • 16-bit capture mode Channels 0 and 1 are connected to operate as a 16-bit counter using the count source, channels 2 and 3 are connected to operate as a 16-bit counter using the capture clock, and the connected counters are used for capture operation.
Interrupt	• Five interrupt sources are integrated into one interrupt signal and output as the INTITL signal. - Output when the counting value in any of channels 0 to 3 matches the compare value. - Output when the capturing of the counter value is completed in capture mode.

Remark

- fMXP: High-speed peripheral clock frequency
- fSXP: Low-speed peripheral clock frequency
- fIHP: High-speed on-chip oscillator peripheral clock frequency
- fIMP: Middle-speed on-chip oscillator peripheral clock frequency (4 MHz)

Figure 9 - 1 Block Diagram of 32-Bit Interval Timer



ITL000, ITL001, ITL012, ITL013: 8-bit counters

Note In 16-bit counter mode, the counters in channels 0 and 1 are connected (ITL000 + ITL001) and the counters in channels 2 and 3 are connected (ITL012 + ITL013).

In 32-bit counter mode, the counters in channels 0 to 3 are connected (ITL000 + ITL001 + ITL012 + ITL013).

ISEL00m, CSEL01m: Bits in the interval timer clock select register (ITLCSEL0)

FDIV0im: Bits in the interval timer frequency division register (ITLFDIV0n)

CTRS0n: Bits in the interval timer capture control register (ITLCC0)

ITLMD0n, ITLEN0i: Bits in the interval timer control register (ITLCTL0)

Remark n = 0, 1 m = 0, 1, 2 i = 0, 1, 2, 3

9.2 Registers to Control the 32-bit Interval Timer

The following registers are used to control the 32-bit interval timer.

- Peripheral enable register 1 (PER1)
- Peripheral reset control register 1 (PRR1)
- Interval timer compare registers 0mn (ITLCMP0mn) (mn = 00, 01, 12, 13)
- Interval timer compare registers 0n (ITLCMP0n) (n = 0, 1)**Note**
- Interval timer capture register 00 (ITLCAP00)**Note**
- Interval timer control register (ITLCTL0)
- Interval timer clock select register 0 (ITLCSEL0)
- Interval timer frequency division register 0 (ITLFDIV00)
- Interval timer frequency division register 1 (ITLFDIV01)
- Interval timer capture control register 0 (ITLCC0)
- Interval timer status register (ITLS0)
- Interval timer match detection mask register (ITLMKF0)

Note This register is only accessible in 16 bits.

9.2.1 Peripheral enable register 1 (PER1)

This register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

If the 32-bit interval timer is to be used, be sure to set bit 4 (TML32EN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 9 - 2 Format of Peripheral Enable Register 1 (PER1)

Address: F00FAH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER1	DACEN	SMSEN	CMPEN	TML32EN	DTCEN	UTAEN	REMCEN	CTSUN
	TML32EN	Control of supply of an input clock to the 32-bit interval timer						
	0	Stops supply of an input clock. • The SFRs used by the 32-bit interval timer cannot be written. • When an SFR used by the 32-bit interval timer is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the 32-bit interval timer can be read and written.						

9.2.2 Peripheral reset control register 1 (PRR1)

The PRR1 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

To place the 32-bit interval timer in the reset state, be sure to set bit 4 (TML32RES) of this register to 1.

The PRR1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 9 - 3 Format of Peripheral Reset Control Register 1 (PRR1)

Address: F00FBH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	3	2	<1>	<0>
PRR1	DACRES	SMSRES	CMPRES	TML32RES	0	0	REMCRES	CTSURES
Control resetting of the 32-bit interval timer								
0				The 32-bit interval timer is released from the reset state.				
1				The 32-bit interval timer is in the reset state. The SFRs for use with the 32-bit interval timer are initialized.				

9.2.3 Interval timer compare registers 0mn (ITLCMP0mn) (mn = 00, 01, 12, 13)

These are compare value registers used in 8-bit counter mode.

These registers can be set by an 8-bit memory manipulation instruction.

The value of each ITLCMP0mn register is FFH following a reset. A value from 01H to FFH can be specified. Setting these registers to 00H is prohibited.

These registers hold values to be compared with the ITL000 to ITL013 counter values.

Figure 9 - 4 Format of Interval Timer Compare Registers 0mn (ITLCMP0mn)

Address: F0360H (ITLCMP000), F0361H (ITLCMP001), F0362H (ITLCMP012), F0363H (ITLCMP013)

After reset: FFH

R/W: R/W>Note

Symbol	7	6	5	4	3	2	1	0
ITLCMP0mn								

Note

- Write to ITLCMP000 while the ITLEN00 bit is 0.
- Write to ITLCMP001 while the ITLEN01 bit is 0.
- Write to ITLCMP012 while the ITLEN02 bit is 0.
- Write to ITLCMP013 while the ITLEN03 bit is 0.

9.2.4 Interval timer compare registers 0n (ITLCMP0n) (n = 0, 1)

These are compare value registers used in 16-bit or 32-bit counter mode.

These registers can be set by a 16-bit memory manipulation instruction.

The value of each ITLCMP0n register is FFFFH following a reset.

A value from 0001H to FFFFH can be specified. Setting these registers to 0000H is prohibited.

These registers hold values to be compared with the ITL0n counter values.

When the ITLMD01 and ITLMD00 bits are set to 1 and 0, respectively, these registers are used as compare registers in 32-bit counter mode; specify the upper 16-bit compare value in ITLCMP01 and the lower 16-bit compare value in ITLCMP00.

Figure 9 - 5 Format of Interval Timer Compare Registers 0n (ITLCMP0n)

Address: F0360H, F0361H (ITLCMP00), F0362H, F0363H (ITLCMP01)

After reset: FFFFH

R/W: R/W>Note

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ITLCMP0n																

Note

- Write to ITLCMP00 while the ITLEN00 bit is 0.
- Write to ITLCMP01 while the ITLEN02 bit is 0 in 16-bit counter mode or while the ITLEN00 bit is 0 in 32-bit counter mode.

9.2.5 Interval timer capture register 00 (ITLCAP00)

This register holds 16-bit captured values when the interval timers are operating in 16-bit counter mode.

The values of the 16-bit counters (ITL000 + ITL001) are stored in the capture register (ITLCAP00) in response to the capture trigger selected in interval timer capture control register 0 (ITLCC0) when the CAPEN0 bit in the ITLCC0 register is 1.

When an interrupt on compare match with ITLCMP01 is to be used, select the counter clock in interval timer clock select register 0 (ITLCSEL0) and set the comparison value in interval timer compare register 01 (ITLCMP01).

Figure 9 - 6 Format of Interval Timer Capture Register 00 (ITLCAP00)

Address: F0364H, F0365H

After reset: 0000H

R/W: R

Symbol	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
ITLCAP00																

9.2.6 Interval timer control register (ITLCTL0)

This register is used to start or stop counting by the interval timer and to select 8-bit, 16-bit, or 32-bit counter mode.

This register can be set by a 1-bit or 8-bit manipulation instruction.

The value of this register is 00H following a reset.

Figure 9 - 7 Format of Interval Timer Control Register (ITLCTL0)

Address: F0366H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	<3>	<2>	<1>	<0>
ITLCTL0	ITLMD01	ITLMD00	0	0	ITLEN03	ITLEN02	ITLEN01	ITLEN00

ITLMD01	ITLMD00	Selection of 8-bit, 16-bit, or 32-bit counter mode ^{Note 1}
0	0	The interval timer operates in 8-bit counter mode.
0	1	The interval timer operates in 16-bit counter mode (channel 0 is connected with channel 1 and channel 2 is connected with channel 3).
1	0	The interval timer operates in 32-bit counter mode (channels 0 to 3 are connected).
1	1	Setting prohibited.

ITLEN03	8-bit counter mode: ITL013 count enable ^{Note 2}
0	Counting stops.
1	Counting begins.
In 8-bit counter mode, writing 1 to this bit starts up-counting in the ITL013 counter and writing 0 stops it. In 16-bit counter mode, this bit is not used; write 0 to it. In 32-bit counter mode, this bit is not used; write 0 to it.	

ITLEN02	8-bit counter mode: ITL012 count enable ^{Note 2} 16-bit counter mode: ITL012 + ITL013 count enable ^{Note 2}
0	Counting stops.
1	Counting begins.
In 8-bit counter mode, writing 1 to this bit starts up-counting in the ITL012 counter and writing 0 stops it. In 16-bit counter mode, writing 1 to this bit starts up-counting in the ITL012 + ITL013 counter and writing 0 stops it. In 32-bit counter mode, this bit is not used; write 0 to it.	

ITLEN01	8-bit counter mode: ITL001 count enable ^{Note 2}
0	Counting stops.
1	Counting begins.
In 8-bit counter mode, writing 1 to this bit starts up-counting in the ITL001 counter and writing 0 stops it. In 16-bit counter mode, this bit is not used; write 0 to it. In 32-bit counter mode, this bit is not used; write 0 to it.	

ITLEN00	8-bit counter mode: ITL000 count enable ^{Note 2} 16-bit counter mode: ITL000 + ITL001 count enable ^{Note 2} 32-bit counter mode: ITL000 + ITL001 + ITL012 + ITL013 count enable ^{Note 2}
0	Counting stops.
1	Counting begins.
In 8-bit counter mode, writing 1 to this bit starts up-counting in the ITL000 counter and writing 0 stops it. In 16-bit counter mode, writing 1 to this bit starts up-counting in the ITL000 + ITL001 counter and writing 0 stops it. In 32-bit counter mode, writing 1 to this bit starts up-counting in the ITL000 + ITL001 + ITL012 + ITL013 counter and writing 0 stops it.	

Note 1. To change the timer mode, be sure to write to the ITLMD00 and ITLMD01 bits only while the ITLEN00, ITLEN01, ITLEN02, and ITLEN03 bits are all 0.

Note 2. When one of the ITLEN03 to ITLEN00 bits is cleared to 0, the corresponding counter is cleared to 0 without synchronization with the counter clock.

Mode	ITLMD01	ITLMD00	ITLEN03	ITLEN02	ITLEN01	ITLEN00	Target Counter
8-bit mode	0	0				√	ITL000
					√		ITL001
				√			ITL012
			√				ITL013
16-bit mode	0	1	Always set to 0.		Always set to 0.	√	ITL000+ITL001
			Always set to 0.	√	Always set to 0.		ITL012+ITL013
32-bit mode	1	0	Always set to 0.	Always set to 0.	Always set to 0.	√	ITL000+ITL001+ITL012+ITL013

Note √: Enables counting in the target counter.

Note In 8-bit counter mode, two or more bits of ITLEN03 to ITLEN00 can be set to 1 or 0 at the same time.

Note In 16-bit counter mode, the ITLEN02 and ITLEN00 bits can be set to 1 or 0 at the same time.

9.2.7 Interval timer clock select register 0 (ITLCSEL0)

This register is used to select the count source for the interval timer.

This register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 9 - 8 Format of Interval Timer Clock Select Register 0 (ITLCSEL0)

Address: F0367H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ITLCSEL0	0	CSEL012	CSEL011	CSEL010	0	ISEL002	ISEL001	ISEL000

CSEL012	CSEL011	CSEL010	Selection of interval timer count clock for capturing (fiTL1) ^{Note}
0	0	0	Counting stops.
0	0	1	fiHP
0	1	0	fIMP
0	1	1	fMXP
1	0	0	fsXP
1	0	1	Event input from the ELCL
Others			Setting prohibited.

ISEL002	ISEL001	ISEL000	Selection of interval timer count clock (fiTL0) ^{Note}
0	0	0	Counting stops.
0	0	1	fiHP
0	1	0	fIMP
0	1	1	fMXP
1	0	0	fsXP
1	0	1	Event input from the ELCL
Others			Setting prohibited.

Note Be sure to write to the CSEL012 to CSEL010 bits and ISEL002 to ISEL000 bits only while the ITLEN03 to ITLEN00 bits are all 0.

Remark

- fMXP: High-speed peripheral clock frequency
- fsXP: Low-speed peripheral clock frequency
- fiHP: High-speed on-chip oscillator peripheral clock frequency
- fIMP: Middle-speed on-chip oscillator peripheral clock frequency (4 MHz)

9.2.8 Interval timer frequency division register 0 (ITLFDIV00)

This register is used to select the counter clock for the interval timer.

This register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 9 - 9 Format of Interval Timer Frequency Division Register 0 (ITLFDIV00)

Address: F0368H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ITLFDIV00	0	FDIV012	FDIV011	FDIV010	0	FDIV002	FDIV001	FDIV000

FDIV012	FDIV011	FDIV010	8-bit counter mode: Counter clock for ITL001 ^{Note 1}
0	0	0	fITL0
0	0	1	fITL0/2
0	1	0	fITL0/4
0	1	1	fITL0/8
1	0	0	fITL0/16
1	0	1	fITL0/32
1	1	0	fITL0/64
1	1	1	fITL0/128

In 8-bit counter mode, ITL001 counts cycles of the counter clock specified in the FDIV010 to FDIV012 bits.

In 16-bit counter mode, these bits are not used; write 000B to them.

In 32-bit counter mode, these bits are not used; write 000B to them.

FDIV002	FDIV001	FDIV000	8-bit counter mode: Counter clock for ITL000 ^{Note 2} 16-bit counter mode: Counter clock for ITL000 + ITL001 ^{Note 2} 32-bit counter mode: Counter clock for ITL000 + ITL001 + ITL012 + ITL013 ^{Note 2}
0	0	0	fITL0
0	0	1	fITL0/2
0	1	0	fITL0/4
0	1	1	fITL0/8
1	0	0	fITL0/16
1	0	1	fITL0/32
1	1	0	fITL0/64
1	1	1	fITL0/128
In 8-bit counter mode, ITL000 counts cycles of the counter clock specified in the FDIV000 to FDIV002 bits. In 16-bit counter mode, ITL000 + ITL001 counts cycles of the counter clock specified in the FDIV000 to FDIV002 bits. In 32-bit counter mode, ITL000 + ITL001 + ITL012 + ITL013 counts cycles of the counter clock specified in the FDIV000 to FDIV002 bits.			

Note 1. In 8-bit counter mode, be sure to write to the FDIV012 to FDIV010 bits only while the ITLEN01 bit is 0.

Note 2. Be sure to write to the FDIV002 to FDIV000 bits only while the ITLEN00 bit is 0.

9.2.9 Interval timer frequency division register 1 (ITLFDIV01)

This register is used to select the counter clock for the interval timer.

This register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 9 - 10 Format of Interval Timer Frequency Division Register 1 (ITLFDIV01)

Address: F0369H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ITLFDIV01	0	FDIV032	FDIV031	FDIV030	0	FDIV022	FDIV021	FDIV020

FDIV032	FDIV031	FDIV030	8-bit counter mode: Counter clock for ITL013 ^{Note 1}
0	0	0	fITL0
0	0	1	fITL0/2
0	1	0	fITL0/4
0	1	1	fITL0/8
1	0	0	fITL0/16
1	0	1	fITL0/32
1	1	0	fITL0/64
1	1	1	fITL0/128

In 8-bit counter mode, ITL013 counts cycles of the counter clock specified in the FDIV030 to FDIV032 bits.

In 16-bit counter mode, these bits are not used; write 000B to them.

In 32-bit counter mode, these bits are not used; write 000B to them.

FDIV022	FDIV021	FDIV020	8-bit counter mode: Counter clock for ITL012 ^{Note 2} 16-bit counter mode: Counter clock for ITL012 and ITL013 ^{Note 2}
0	0	0	fITL0
0	0	1	fITL0/2
0	1	0	fITL0/4
0	1	1	fITL0/8
1	0	0	fITL0/16
1	0	1	fITL0/32
1	1	0	fITL0/64
1	1	1	fITL0/128
In 8-bit counter mode, ITL012 counts cycles of the counter clock specified in the FDIV020 to FDIV022 bits. In 16-bit counter mode, ITL012 + ITL013 counts cycles of the counter clock specified in the FDIV020 to FDIV022 bits. In 32-bit counter mode, these bits are not used; write 000B to them.			

Note 1. In 8-bit counter mode, be sure to write to the FDIV032 to FDIV030 bits only while the ITLEN03 bit is 0.

Note 2. In 8-bit or 16-bit counter mode, be sure to write to the FDIV022 to FDIV020 bits only while the ITLEN02 bit is 0.

9.2.10 Interval timer capture control register 0 (ITLCC0)

This register is used to enable or disable the capture function of the interval timer, specify whether to hold or clear the capture completion flag, set up the software trigger, and select the capture trigger.

This register can be set by a 1-bit or 8-bit manipulation instruction.

The value of this register is 00H following a reset.

Figure 9 - 11 Format of Interval Timer Capture Control Register 0 (ITLCC0)

Address: F036AH

After reset: 00H

R/W: R/W

Symbol	7	<6>	5	<4>	3	2	1	0
ITLCC0	CAPEN0	CAPF0CR	CAPF0	CAPR0	CAPC0CR	0	CTRS01	CTRS00
	CAPEN0	Capture enable ^{Note 1}						
	0	Capturing is disabled.						
	1	Capturing is enabled.						
	CAPF0CR	Capture completion flag clear ^{Note 2}						
	0	The value of the capture completion flag CAPF0 is held.						
	1	The value of the capture completion flag CAPF0 is cleared.						
	CAPF0	Capture completion flag ^{Note 3}						
	0	Capturing has not been completed.						
	1	Capturing has been completed. This flag is set to 1 after a capture trigger selected in the CTRS01 and CTRS00 bits is generated and the captured data is stored in ITLCAP00. Writing 1 to the CAPF0CR bit clears this flag to 0.						
	CAPR0	Software capture trigger ^{Notes 4, 7}						
	0	A software trigger for capturing is not generated.						
	1	A software trigger for capturing is generated.						
	CAPC0CR	Selection of capture counter clearing after capturing ^{Note 5}						
	0	The capture counter value is held after the completion of capturing.						
	1	The capture counter value is cleared after the completion of capturing.						

CTRS01	CTRS00	Selection of capture trigger ^{Notes 6, 7}
0	0	Software trigger
0	1	Interrupt on compare match with ITLCMP01
1	0	f _{SXP} (rising edge)
1	1	Event input from ELCL (rising edge)

Note 1. Be sure to write to the CAPEN0 bit only while the ITLEN03 to ITLEN00 bits are all 0.

Note 2. The CAPF0CR bit is always read as 0.

Note 3. Bit 5 is read-only.

Note 4. The CAPR0 bit is always read as 0.

Note 5. Be sure to write to the CAPC0CR bit only while the ITLEN03 to ITLEN00 bits are all 0.

Note 6. Be sure to write to the CTRS01 and CTRS00 bits only while the ITLEN03 to ITLEN00 bits are all 0.

Note 7. In the capture operation, the interval at which the capture trigger is generated should be two or more cycles of the counter clock.

9.2.11 Interval timer status register (ITLS0)

This is a status register for the interval timer.

This register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

When the value of the ITL0mn counter (mn = 00, 01, 12, 13) matches the value specified in the compare registers ITLCMP0mn, ITLCMP00, and ITLCMP01, the status flag for the corresponding channel is set.

When a capture trigger is generated while the CAPEN0 bit in the ITLCC0 register is 1, the capture completion status flag is set after the value of the ITL0n counter is stored in the ITLCAP00 register.

The values of the ITF0C and ITF03 to ITF00 bits in this register are ORed and output as the INTITL interrupt signal.

Table 9 - 2 shows the conditions for setting the interrupt status flags in each timer mode selected by the ITLMD01 and ITLMD00 bits.

Figure 9 - 12 Format of Interval Timer Status Register (ITLS0)

Address: F036BH
After reset: 00H
R/W: R/W^{Note}

Symbol	7	6	5	4	3	2	1	0
ITLS0	0	0	0	ITF0C	ITF03	ITF02	ITF01	ITF00
ITF0C								
Capture detection flag								
0								
Completion of capturing has not been detected.								
1								
Completion of capturing has been detected.								
ITF03								
Compare match detection flag for channel 3								
0								
A compare match signal has not been detected in channel 3.								
1								
A compare match signal has been detected in channel 3.								
ITF02								
Compare match detection flag for channel 2								
0								
A compare match signal has not been detected in channel 2.								
1								
A compare match signal has been detected in channel 2.								
ITF01								
Compare match detection flag for channel 1								
0								
A compare match signal has not been detected in channel 1.								
1								
A compare match signal has been detected in channel 1.								
ITF00								
Compare match detection flag for channel 0								
0								
A compare match signal has not been detected in channel 0.								
1								
A compare match signal has been detected in channel 0.								

Note Writing 1 to each bit is ignored. To clear the ITF0C or ITF0i bit, write 0 to the desired bit and 1 to the other bits by using an 8-bit memory manipulation instruction.

Caution If the value of the ITLS0 register is other than 00H, the interrupt request flag (ITLIF bit) is not set even when a compare match for the channel currently having that event or completion of capture is detected. That is, an interrupt is not generated in such cases. For this reason, when clearing the detection flags, check all channels that are in use and set the ITLS0 register to 00H.

Remark n = 0, 1, 2, 3, C

Table 9 - 2 Conditions for Setting the Interrupt Status Flags in Each Timer Mode

Mode	ITLMD01	ITLMD00	CAPEN0	Status Flag	Conditions for Setting Status Flag
8-bit mode	0	0	x	ITF00	The ITL000 value matches the ITLCMP000 value.
			x	ITF01	The ITL001 value matches the ITLCMP001 value.
			x	ITF02	The ITL012 value matches the ITLCMP012 value.
			x	ITF03	The ITL013 value matches the ITLCMP013 value.
16-bit mode	0	1	x	ITF00	The ITL000 + ITL001 value matches the ITLCMP00 value.
			x	ITF02	The ITL012 + ITL013 value matches the ITLCMP00 value.
			1	ITF0C	The ITL000 + ITL001 value is stored in ITLCAP00 after a capture trigger is generated.
32-bit mode	1	0	—	ITF00	The ITL000 + ITL001 + ITL012 + ITL013 value matches the ITLCMP00 + ITLCMP01 value.

9.2.12 Interval timer match detection mask register (ITLMKF0)

This is a match detection mask register for the interval timer.

This register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Interrupt status flags ITLF0C and ITLF0i (i = 0 to 3), that is, those of the set of generating sources for INTITL, are masked by setting the MKF0C and MKF0i (i = 0 to 3) bits to 1.

Figure 9 - 13 Format of Interval Timer Match Detection Mask Register (ITLMKF0)

Address: F036CH

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ITLMKF0	0	0	0	MKF0C	MKF03	MKF02	MKF01	MKF00

MKF0C	Mask for capture detection status flag ^{Note}
0	ITF0C is not masked.
1	ITF0C is masked.

MKF03	Mask for compare match status flag for channel 3 ^{Note}
0	ITF03 is not masked.
1	ITF03 is masked.

MKF02	Mask for compare match status flag for channel 2 ^{Note}
0	ITF02 is not masked.
1	ITF02 is masked.

MKF01	Mask for compare match status flag for channel 1 ^{Note}
0	ITF01 is not masked.
1	ITF01 is masked.

MKF00	Mask for compare match status flag for channel 0 ^{Note}
0	ITF00 is not masked.
1	ITF00 is masked.

Note When a bit is set to 1 to mask a desired interrupt, the corresponding flag bit in the ITLS0 register is not set. Therefore, the polling processing using the flag bit cannot be done in this case. When specifying the compare match operation in one of channels 0 to 3, do not mask the status flag for the channel. To poll the capture completion state, the CAPF0 bit in the ITLCC0 register can be used instead of the status flag in the ITLS0 register.

9.3 Operation

9.3.1 Counter mode settings

The interval timer has three modes: 8-bit counter mode, 16-bit counter mode, and 32-bit counter mode.

Table 9 - 3 to **Table 9 - 5** show the registers and settings used in 8-bit counter mode, 16-bit counter mode, and 32-bit counter mode.

Table 9 - 3 Registers and Settings Used in 8-Bit Counter Mode

Register Name (Symbol)	Bit	Function
Interval timer compare registers 0mn (ITLCMP0mn)	Bits 7 to 0	Specify 8-bit compare values for channels 0 to 3.
Interval timer control register 0 (ITLCTL0)	ITLEN00	Specify whether to start or stop counting in channel 0.
	ITLEN01	Specify whether to start or stop counting in channel 1.
	ITLEN02	Specify whether to start or stop counting in channel 2.
	ITLEN03	Specify whether to start or stop counting in channel 3.
	ITLMD00	Set to 0.
	ITLMD01	Set to 0.
Interval timer frequency division registers n (ITLFDIV0n)	FDIV000 to FDIV002	Select the count clock for channel 0.
	FDIV010 to FDIV012	Select the count clock for channel 1.
	FDIV020 to FDIV022	Select the count clock for channel 2.
	FDIV030 to FDIV032	Select the count clock for channel 3.
Interval timer clock select register 0 (ITLCSEL0)	ISEL000 to ISEL002	Select the count clock for the interval timer.
	CSEL010 to CSEL012	Set to 000B.
Interval timer capture control register 0 (ITLCC0)	Bits 7 to 0	Set to 0.

Remark mn = 00, 01, 12, 13

Table 9 - 4 Registers and Settings Used in 16-Bit Counter Mode

Register Name (Symbol)	Bit	Function
Interval timer compare registers 0n (ITLCMP0n)	Bits 15 to 0	Specify 16-bit compare values for channels 0 and 1, and channels 2 and 3.
Interval timer control register 0 (ITLCTL0)	ITLEN00	Specify whether to start or stop counting in channels 0 and 1.
	ITLEN01	Set to 0.
	ITLEN02	Specify whether to start or stop counting in channels 2 and 3.
	ITLEN03	Set to 0.
	ITLMD00	Set to 1.
	ITLMD01	Set to 0.
Interval timer frequency division registers n (ITLFDIV0n)	FDIV000 to FDIV002	Select the count clock for channels 0 and 1.
	FDIV010 to FDIV012	Set to 000B.
	FDIV020 to FDIV022	Select the count clock for channels 2 and 3.
	FDIV030 to FDIV032	Set to 000B.
Interval timer clock select register 0 (ITLCSEL0)	ISEL000 to ISEL002	Select the count clock for the interval timer.
	CSEL010 to CSEL012	Set to 000B.
Interval timer capture control register 0 (ITLCC0)	Bits 7 to 0	Set to 0.

Remark n = 0, 1

Table 9 - 5 Registers and Settings Used in 32-Bit Counter Mode

Register Name (Symbol)	Bit	Function
Interval timer compare registers 0n (ITLCMP0n)	Bits 15 to 0	Specify a compare value in 32-bit counter mode. Specify the lower 16 bits of the compare value (16-bit value for channels 0 and 1) in ITLCMP00 and the upper 16 bits of the compare value (16-bit value for channels 2 and 3) in ITLCMP01.
Interval timer control register 0 (ITLCTL0)	ITLEN00	Specify whether to start or stop counting in channels 0 to 3.
	ITLEN01	Set to 0.
	ITLEN02	Set to 0.
	ITLEN03	Set to 0.
	ITLMD00	Set to 0.
	ITLMD01	Set to 1.
Interval timer frequency division registers n (ITLFDIV0n)	FDIV000 to FDIV002	Select the count clock for channels 0 to 3.
	FDIV010 to FDIV012	Set to 000B.
	FDIV020 to FDIV022	Set to 000B.
	FDIV030 to FDIV032	Set to 000B.
Interval timer clock select register 0 (ITLCSEL0)	ISEL000 to ISEL002	Select the count clock for the interval timer.
	CSEL010 to CSEL012	Set to 000B.
Interval timer capture control register 0 (ITLCC0)	Bits 7 to 0	Set to 0.

Remark n = 0, 1

9.3.2 Capture mode settings

The interval timer provides 16-bit capture mode. **Table 9 - 6** shows the registers and settings used in 16-bit capture mode.

Table 9 - 6 Registers and Settings Used in 16-Bit Capture Mode

Register Name (Symbol)	Bit	Function
Interval timer compare register 00 (ITLCMP00)	Bits 15 to 0	16-bit compare value for channels 0 and 1. Set to FFFFH.
Interval timer compare register 01 (ITLCMP01)	Bits 15 to 0	16-bit compare value for channels 2 and 3. Specify a compare value.
Interval timer control register 0 (ITLCTL0)	ITLEN00	Specify whether to start or stop counting in channels 0 and 1.
	ITLEN01	Set to 0.
	ITLEN02	Specify whether to start or stop counting in channels 2 and 3.
	ITLEN03	Set to 0.
	ITLMD00	Set to 1.
	ITLMD01	Set to 0.
Interval timer frequency division registers n (ITLFDIV0n)	FDIV000 to FDIV002	Select the count clock for channel 0.
	FDIV010 to FDIV012	Set to 000B.
	FDIV020 to FDIV022	Set to 000B.
	FDIV030 to FDIV032	Set to 000B.
Interval timer clock select register 0 (ITLCSEL0)	ISEL000 to ISEL002	Select the count clock for the interval timer in channels 0 and 1.
	CSEL010 to CSEL012	Select the count clock for the interval timer for capturing in channels 2 and 3.
Interval timer capture control register 0 (ITLCC0)	CAPEN0	Set to 1.
	CAPC0CR	Specify whether to clear or hold the counter value in channels 0 and 1 after the completion of capturing.
	CTRS00 and CTRS01	Select a capture trigger.

Caution Channels 2 and 3 can only be used in 16-bit counter mode when an interrupt on compare match with ITLCMP01 is not to be used as a capture trigger.

Remark n = 0, 1


9.3.3 Timer operation

The ITL0mn counter counts up cycles of the counting clock specified in the interval timer frequency division registers (ITLFDIV00 and ITLFDIV01). An interrupt request signal (INTITL) is generated on the counting of the next clock cycle after the value of the counter matches the comparison value. The interrupt request signal (INTITL) remains high until the value of the ITLS0 register becomes 00H.

While the interrupt request signal (INTITL) is high, neither the generation of a further interrupt request (INTITL) nor setting of the interrupt request flag (ITLIF) proceeds even if a compare match or capture completion is detected for an operating channel.

Clearing the ITLEN00 to ITLEN03 bits to 0 clears the counter value.

Figure 9 - 14 Example of Timer Operation



Remark mn = 00, 01, 12, 13 i = 0, 1, 2, 3

9.3.4 Capture operation


When the setting of the CAPEN0 bit in the ITLCC0 register is 1, the values in the 16-bit counters (ITL000 and ITL001) are stored in interval timer capture register 00 (ITLCAP00) in response to the capture trigger.

The capture trigger is selectable from among the interrupt on compare match with the ITLCMP01 register, fsXP, an event signal input from the ELCL, and a software trigger (setting the CAPR0 bit to 1). To use the interrupt on compare match with the ITLCMP01 register as the capture trigger, set interval timer clock select register 0 (ITLCSEL0) to select the clock for counting, and set interval timer compare register 01 (ITLCMP01) to specify the comparison value. When using fsXP, an event signal input from the ELCL, or a software trigger (setting the CAPR0 bit to 1) as a capture trigger, channels 2 and 3 can be used in 16-bit counter mode.

After a capture trigger is input and the counter value is stored in the interval timer capture register, the interrupt request signal (INTITL) is output, the capture completion flag (CAPF0) and capture detection flag (ITF0C) are set to 1, and the flag values are retained until they are explicitly cleared. The CAPF0 flag can be cleared by setting the CAPF0CR bit to 1. The ITF0C flag in the ITLS0 register can be cleared by writing 0 to it. Since capture operations operate with the counter clock, the interval at which the capture trigger is generated should be two or more cycles of the counter clock. If a capture trigger is generated again within two cycles of the counter clock after an earlier capture trigger was generated, the CAPF0 bit may not be set.

Note that, when the setting of any of the bits in the ITLS0 register is 1, neither the generation of a further interrupt request (INTITL) nor setting of the interrupt request flag (ITLIF) proceeds, even if the capture detection flag (ITL0C) is set.

Figure 9 - 15 Example of Capture Operation



Remark mn = 00, 01, 12, 13 i = 0, 1, 2, 3

After the counter value matches the compare value, the counter value is cleared on the counting of the next clock cycle when the CAPC0CR bit in the ITLCC0 register is 1. It is not cleared when the CAPC0CR bit is 0.

Table 9 - 7 shows the interrupt sources in 8-bit, 16-bit, and 32-bit counter modes.

The ITF00 to ITF03 and ITF0C bits are interrupt status flags in the ITLS0 register. When any of the interrupt status flag is set, an interrupt request is output as the INTITL signal. When multiple interrupt flags are simultaneously set to 1, clear each flag in the ITLS0 register by writing 0 to them in a bit-by-bit manner to ensure that all interrupt sources are checked without omission.

Table 9 - 7 Interrupt Sources in 8-Bit, 16-Bit, and 32-Bit Counter Modes

Interrupt Source	Interrupt Condition in 8-Bit Counter Mode	Interrupt Condition in 16-Bit Counter Mode	Interrupt Condition in 32-Bit Counter Mode
ITF00	Next rising edge of the counter clock after a compare match in channel 0	Next rising edge of the counter clock after a compare match in channels 0 and 1	Next rising edge of the counter clock after a compare match
ITF01	Next rising edge of the counter clock after a compare match in channel 1	Not generated	Not generated
ITF02	Next rising edge of the counter clock after a compare match in channel 2	Next rising edge of the counter clock after a compare match in channels 2 and 3	Not generated
ITF03	Next rising edge of the counter clock after a compare match in channel 3	Not generated	Not generated
ITF0C	Not generated; this is the case when the setting of ITLCC0 is 00H.	Timing of storing the counter value in the capture register after a capture trigger is input	Not generated; this is the case when the setting of ITLCC0 is 00H.

9.3.5 Interval timer setting procedures

The following shows the procedures for setting up the 32-bit interval timer.

Figure 9 - 16 Procedure for Starting the 32-Bit Interval Timer




Figure 9 - 17 Procedure for Stopping the 32-Bit Interval Timer




Figure 9 - 18 Procedure for Changing the Operating Mode of the 32-Bit Interval Timer




Figure 9 - 19 Procedure for Resetting the 32-Bit Interval Timer




Figure 9 - 20 Procedure for Starting Event Input from the ELCL





Figure 9 - 21 Procedure for Stopping Event Input from the ELCL



9.3.6 Points for caution when the 32-bit interval timer is to be used

(1) Clearing of the detection flags in the interval timer status register (ITLS0)

Writing to the ITLS0 register is only possible by using an 8-bit memory manipulation instruction and writing 1 to individual bits is prohibited. To clear the detection flags (ITF0C, ITF03, ITF02, ITF01, and ITF00), use the 8-bit memory manipulation instruction to write 0 to the target bit and 1 to other bits. For example, write 00011101B to clear the ITF01 bit.

(2) Using multiple channels in 8-bit counter mode or 16-bit counter mode

While the setting of any of the bits in the ITLS0 register is 1, the interrupt request signal (INTITL) remains high. Accordingly, neither the generation of a further interrupt request (INTITL) nor setting of the interrupt request flag (ITLIF) proceeds even if a compare match or capture completion is detected for an operating channel. To clear the detection flags (ITF0C, ITF03, ITF02, ITF01, and ITF00), clear the ITLS0 register for all channels to 00H. For clearing of the detection flags, see **Figure 9 - 22**.

The following describes the operation shown in **Figure 9 - 22**.

When a compare match signal is detected in channel 1 while the setting of the ITLS0 register is 00H, the ITF01 flag is set and the interval detection interrupt signal (INTITL) is driven high. While the interval detection interrupt signal (INTITL) is being driven high, neither the generation of a further interrupt request (INTITL) nor setting of the interrupt request flag (ITLIF) proceeds even if a compare match or capture completion is detected for an operating channel. Accordingly, processing of the interval detection interrupt in response to the given detection flag proceeds until the ITLS0 register is cleared to 00H.

<1> Within the interval detection interrupt processing, check which detection flag in the ITLS0 register is set.

The ITF01 flag is set in the figure.

<2> Clear the ITF01 flag that had been set in step 1.

<3> Check whether the setting of the ITLS0 register is 00H. If not, check which flag in the ITLS0 register is set.

The ITF00 flag is set in the figure.

<4> Execute the processing in response to the ITF01 flag being set.

<5> Since the setting of the ITLS0 register was not 00H in step 3, the interval detection interrupt processing continues.


Clear the ITF00 flag that had been set in step 3.

<6> Check whether the setting of the ITLS0 register is 00H. If it is 00H, a further interrupt request signal (INTITL) can be generated and the interrupt request flag can be set.

<7> Execute the interrupt processing in response to the ITF00 flag having been set.

<8> Since the setting of the ITLS0 register is now 00H, processing for the interval detection interrupts ends.

Figure 9 - 22 Example of Clearing the Detection Flags



CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER (PCLBUZ)

Caution Most of the following descriptions in this chapter use the 64-pin products as an example.

10.1 Functions of Clock Output/Buzzer Output Controller

In clock output, the controller outputs a clock signal for supply to peripheral ICs. In buzzer output, the controller outputs a square wave at the buzzer frequency. This module has two output channels (PCLBUZn) and each of them can be specified to output a clock or buzzer signal. Switching of the output is handled by the clock output select registers n (CKSn: n = 0, 1).


Figure 10 - 1 shows the block diagram of clock output/buzzer output controller.

Caution Output of the low-speed peripheral clock (fsxp) from the PCLBUZn pin is not possible when the following conditions are both satisfied:

- The setting of the RTCLPC bit in the subsystem clock supply mode control register (OSMC) is 1.
- Operation is in the HALT mode with the subsystem clock (fsub) selected as the CPU clock.

Remark n = 0, 1

Figure 10 - 1 Block Diagram of Clock Output/Buzzer Output Controller



Note For output frequencies available from PCLBUZ0 and PCLBUZ1, refer to **37.4 AC Characteristics**.

Remark The clock output/buzzer output pins in above diagram show the information of 64- to 128-pin products with PIOR3 = 0 and PIOR4 = 0.

10.2 Configuration of Clock Output/Buzzer Output Controller

The clock output/buzzer output controller includes the following hardware.

Table 10 - 1 Configuration of Clock Output/Buzzer Output Controller

Item	Configuration
Control registers	Clock output select registers n (CKSn) Port mode registers 1, 3, 5, 14 (PM1, PM3, PM5, PM14) Port registers 1, 3, 5, 14 (P1, P3, P5, P14) Port mode control T register 3 (PMCT3) Port mode control E register 1 (PMCE1)

10.3 Registers to Control the Clock Output/Buzzer Output Controller

The following registers are used to control the clock output/buzzer output controller.

- Clock output select registers n (CKSn)
- Port mode registers (PMxx)
- Port registers (Pxx)
- Port mode control T registers (PMCTxx)
- Port mode control E registers (PMCExx)

10.3.1 Clock output select registers n (CKSn)

These registers enable or disable the output from the clock or buzzer frequency output pin (PCLBUZn), and set the output clock. Use the CKSn register to select the clock to be output from the PCLBUZn pin.

The CKSn registers are set by a 1-bit or 8-bit memory manipulation instruction. The value of each CKSn register is 00H following a reset.

Figure 10 - 2 Format of Clock Output Select Register n (CKSn)

Address: FFFA5H (CKS0), FFFA6H (CKS1)

After reset: 00H

R/W: R/W

Symbol	<7>	6	5	4	3	2	1	0
CKSn	PCLOEn	0	0	0	CSELn	CCSn2	CCSn1	CCSn0

PCLOEn	PCLBUZn pin output enable/disable specification
0	Output disabled (default)
1	Output enabled

CSELn	CCSn2	CCSn1	CCSn0	PCLBUZn pin output clock selection				
					fMAIN = 5 MHz	fMAIN = 10 MHz	fMAIN = 20 MHz	fMAIN = 32 MHz
0	0	0	0	fMAIN	5 MHz ^{Note}	10 MHz ^{Note}	Setting prohibited	Setting prohibited
0	0	0	1	fMAIN/2	2.5 MHz	5 MHz ^{Note}	10 MHz ^{Note}	16 MHz ^{Note}
0	0	1	0	fMAIN/2 ²	1.25 MHz	2.5 MHz	5 MHz ^{Note}	8 MHz ^{Note}
0	0	1	1	fMAIN/2 ³	625 kHz	1.25 MHz	2.5 MHz	4 MHz
0	1	0	0	fMAIN/2 ⁴	312.5 kHz	625 kHz	1.25 MHz	2 MHz
0	1	0	1	fMAIN/2 ¹¹	2.44 kHz	4.88 kHz	9.77 kHz	15.63 kHz
0	1	1	0	fMAIN/2 ¹²	1.22 kHz	2.44 kHz	4.88 kHz	7.81 kHz
0	1	1	1	fMAIN/2 ¹³	610 Hz	1.22 kHz	2.44 kHz	3.91 kHz
1	0	0	0	fsXP	32.768 kHz			
1	0	0	1	fsXP/2	16.384 kHz			
1	0	1	0	fsXP/2 ²	8.192 kHz			
1	0	1	1	fsXP/2 ³	4.096 kHz			
1	1	0	0	fsXP/2 ⁴	2.048 kHz			
1	1	0	1	fsXP/2 ⁵	1.024 kHz			
1	1	1	0	fsXP/2 ⁶	512 Hz			
1	1	1	1	fsXP/2 ⁷	256 Hz			

Note The selectable output clock frequency depends on the power supply voltage (VDD). See **37.4 AC Characteristics** for details.

Caution 1. Change the output clock after disabling clock output (PCLOEn = 0).

Caution 2. To shift to STOP mode when the main system clock is selected (CSELn = 0), set PCLOEn = 0 before executing the STOP instruction. When the subsystem clock is selected (CSELn = 1), PCLOEn = 1 can be set because the clock can be output while the RTCLPC bit of the subsystem clock supply mode control (OSMC) register is set to 0 and moreover while STOP mode is set.

Caution 3. It is not possible to output the low-speed peripheral clock (fsXP) from the PCLBUZn pin while the RTCLPC bit of the subsystem clock supply mode control register (OSMC) is set to 1 and moreover while HALT mode is set with the subsystem clock (fsUB) selected as CPU clock.

Remark 1. n = 0, 1

Remark 2. fMAIN: Main system clock frequency

fsUB: Subsystem clock frequency

fsXP: Low-speed peripheral clock frequency

10.3.2 Registers controlling port functions of pins to be used for clock or buzzer output

Using a port pin for clock or buzzer output requires setting of the following registers that control the port functions multiplexed on the target pin.

- Port mode registers (PMxx)
- Port registers (Pxx)
- Port mode control T registers (PMCTxx)
- Port mode control E registers (PMCExx)

For details, see **4.3.1 Port mode registers (PMxx)**, **4.3.2 Port registers (Pxx)**, **4.3.8 Port mode control T registers (PMCTxx)**, and **4.3.9 Port mode control E registers (PMCExx)**.

Specifically, using a port pin with a multiplexed clock or buzzer output function (e.g. P140/INTP6/PCLBUZ0, P141/INTP7/PCLBUZ1) for clock or buzzer output, requires setting the corresponding bits in the port mode register (PMxx), port register (Pxx), port mode control T register (PMCTxx), and port mode control E register (PMCExx) to 0.

Example: When P140/INTP6/PCLBUZ0 is to be used for clock or buzzer output
Set the PM140 bit of port mode register 14 to 0.
Set the P140 bit of port register 14 to 0.

10.4 Operations of the Clock Output/Buzzer Output Controller

This module has two output channels (PCLBUZn) and each of them can be specified to output a clock or buzzer signal. The PCLBUZ0 and PCLBUZ1 pins respectively output the clock specified by the clock output select registers 0 and 1 (CKS0 and CKS1).

10.4.1 Operation of Output Pins


Follow the steps below to enable output from a PCLBUZn pin.

1. Set the corresponding bits of the following registers to 0 to select the port pin for use as a PCLBUZn pin.
 - Port mode register (PMxx)
 - Port register (Pxx)
 - Port mode control T register (PMCTxx)
 - Port mode control E register (PMCEx)
2. Select the output frequency with bits 0 to 3 (CCSn0 to CCsn2, CSELn) of the clock output select register (CKSn) for a PCLBUZn pin (output is still disabled).
3. Set bit 7 (PCLOEn) of the CKSn register to 1 to enable clock/buzzer output.

Remark 1. The controller used for the clock output starts or stops output one clock cycle after that in which the PCLOEn bit was set to enable or disable the output, respectively. Pulses that are narrower than the specified width are not output at those times. **Figure 10 - 3** shows the relationship between the setting of the PCLOEn bit and the timing of clock output.

Remark 2. n = 0, 1

Figure 10 - 3 Timing of the Clock Output from a PCLBUZn Pin



10.5 Point for Caution when the Clock Output/Buzzer Output Controller is to be Used

When the main system clock is selected for the PCLBUZn output (CSELn = 0), if STOP mode is entered within 1.5 clock cycles of output from a PCLBUZn pin having been disabled (PCLOEn = 0), the width of a PCLBUZn pulse being output at that time becomes shorter.

CHAPTER 11 WATCHDOG TIMER (WDT)

11.1 Functions of Watchdog Timer

The counting operation of the watchdog timer is set by the option byte (000C0H).

The watchdog timer operates with the low-speed on-chip oscillator clock (f_{IL}) divided by 2 (1/2 f_{IL}).

The watchdog timer is used to detect program malfunctions. If a malfunction is detected, an internal reset signal is generated. Any among the following cases is considered a program malfunction.

- The watchdog timer counter overflows
- A 1-bit manipulation instruction is used to write to the watchdog timer enable register (WDTE).
- A value other than ACH is written to the WDTE register.
- Writing to the WDTE register proceeds while the window is closed.

When a reset occurs due to the watchdog timer, bit 4 (WDTRF) of the reset control flag register (RESF) is set to 1. For details of the RESF register, see **CHAPTER 24 RESET FUNCTION**.

When 75% of the overflow time + 1/4 f_{IL} is reached, an interval interrupt can be generated.

11.2 Configuration of Watchdog Timer

The watchdog timer includes the following hardware.

Table 11 - 1 Configuration of Watchdog Timer

Item	Configuration
Counter	Internal counter (17 bits)
Control register	Watchdog timer enable register (WDTE)


How the counter operation is controlled, overflow time, window open period, and interval interrupt are set by the option byte.

Table 11 - 2 Setting of Option Bytes and Watchdog Timer

Setting of Watchdog Timer	Option Byte (000C0H)
Watchdog timer interval interrupt	Bit 7 (WDTINT)
Window open period	Bits 6 and 5 (WINDOW1, WINDOW0)
Controlling counter operation of watchdog timer	Bit 4 (WDTON)
Overflow time of watchdog timer	Bits 3 to 1 (WDCS2 to WDCS0)
Controlling counter operation of watchdog timer (in HALT/STOP mode)	Bit 0 (WDSTBYON)

Remark For the option byte, see **CHAPTER 32 OPTION BYTES**.

Figure 11 - 1 Block Diagram of Watchdog Timer



Remark f_{IL} : Low-speed on-chip oscillator clock

11.3 Register to Control the Watchdog Timer

The following register is used to control the watchdog timer.

- Watchdog timer enable register (WDTE)

11.3.1 Watchdog timer enable register (WDTE)


Writing ACH to the WDTE register clears the watchdog timer counter and starts counting again.

This register can be set by an 8-bit memory manipulation instruction.

Reset signal generation sets this register to 9AH or 1AH^{Note}.

Figure 11 - 2 Format of Watchdog Timer Enable Register (WDTE)

Address: FFFABH
 After reset: 9AH/1AH^{Note}
 R/W: R/W



Note The WDTE register reset value differs depending on the WDTON bit setting value of the option byte (000C0H).
 To operate watchdog timer, set the WDTON bit to 1.

WDTON Bit Setting Value	WDTE Register Reset Value
0 (Watchdog timer counting disabled)	1AH
1 (Watchdog timer counting enabled)	9AH

Caution 1. If a value other than ACH is written to the WDTE register, an internal reset signal is generated.

Caution 2. If a 1-bit memory manipulation instruction is executed for the WDTE register, an internal reset signal is generated.

Caution 3. The value read from the WDTE register is 9AH/1AH (this differs from the written value (ACH)).

11.4 Operation of Watchdog Timer

11.4.1 Controlling operation of watchdog timer

1. When the watchdog timer is used, its operation is specified by the option byte (000C0H).

- Enable counting operation of the watchdog timer by setting bit 4 (WDTON) of the option byte (000C0H) to 1 (the counter starts operating after a reset release) (for details, see **CHAPTER 32 OPTION BYTES**).

WDTON	Watchdog Timer Counter
0	Counter operation disabled (counting stopped after reset)
1	Counter operation enabled (counting started after reset)

- Set the time at which the counter is to overflow by using bits 3 to 1 (WDCS2 to WDCS0) of an option byte (000C0H). For details, see **11.4.2** and **CHAPTER 32 OPTION BYTES**.
- Set a window open period by using bits 6 and 5 (WINDOW1 and WINDOW0) of the option byte (000C0H) (for details, see **11.4.3** and **CHAPTER 32 OPTION BYTES**).

2. After a reset release, the watchdog timer starts counting.

3. By writing ACH to the watchdog timer enable register (WDTE) after the watchdog timer starts counting and before the overflow time set by the option byte, the watchdog timer is cleared and starts counting again.

4. After that, writing to the WDTE register the second and subsequent times must proceed while the window is open. If the WDTE register is written during a window close period, an internal reset signal is generated.

If the time at which an overflow is to occur elapses without ACH having been written to the WDTE register, an internal reset signal is generated.

5. An internal reset signal is also generated in the following cases.

- If a 1-bit manipulation instruction is executed on the WDTE register
- If data other than ACH is written to the WDTE register

Caution 1. When data is written to the watchdog timer enable register (WDTE) for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

Caution 2. After ACH is written to the WDTE register, an error of up to 4 cycles of the clock at f_{IL} may occur before the watchdog timer is cleared.

Caution 3. The watchdog timer can be cleared immediately before the counter value overflows.

Caution 4. The operation of the watchdog timer in the HALT, STOP, and SNOOZE modes differs as follows depending on the set value of bit 0 (WDSTBYON) of the option byte (000C0H).

	WDSTBYON = 0	WDSTBYON = 1
In HALT mode	Watchdog timer operation stops.	Watchdog timer operation continues.
In STOP mode		
In SNOOZE mode		

If WDSTBYON = 0, the watchdog timer resumes counting after the HALT or STOP mode is released. At this time, the counter is cleared to 0 and counting starts.

When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.

Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.

Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

11.4.2 Setting overflow time of watchdog timer

Set the overflow time of the watchdog timer by using bits 3 to 1 (WDCS2 to WDCS0) of the option byte (000C0H).

If an overflow occurs, an internal reset signal is generated. The present count is cleared and the watchdog timer starts counting again by writing ACH to the watchdog timer enable register (WDTE) during the window open period before the overflow time.

The following overflow times can be set.

Table 11 - 3 Setting of Overflow Time of Watchdog Timer

WDCS2	WDCS1	WDCS0	Overflow Time of Watchdog Timer (f _{IL} = 37.683 kHz (max.))
0	0	0	2 ⁷ /f _{IL} (3.39 ms)
0	0	1	2 ⁸ /f _{IL} (6.79 ms)
0	1	0	2 ⁹ /f _{IL} (13.58 ms)
0	1	1	2 ¹⁰ /f _{IL} (27.17 ms)
1	0	0	2 ¹² /f _{IL} (108.69 ms)
1	0	1	2 ¹⁴ /f _{IL} (434.78 ms) ^{Note}
1	1	0	2 ¹⁵ /f _{IL} (869.56 ms) ^{Note}
1	1	1	2 ¹⁷ /f _{IL} (3478.26 ms) ^{Note}

Note Using the watchdog timer under the following conditions may lead to the generation of an interval interrupt (INTWDTI) after one cycle of the watchdog timer clock once the watchdog timer counter has been cleared.

Usage conditions that may lead to the generation of an interval interrupt:

- the watchdog timer interval interrupt is in use, and
- ACH is written to the WDTE register (FFFABH) when the watchdog timer counter has reached or exceeded 75% of the overflow time.

This interrupt can be masked by clearing the watchdog timer counter through steps 1 to 5 below.

1. Set the WDTIMK bit of the interrupt mask flag register 0 (MK0L) to 1 before clearing the watchdog timer counter.
2. Clear the watchdog timer counter.
3. Wait for at least 80 μs.
4. Clear the WDTIIF bit of the interrupt request flag register 0 (IF0L) to 0.
5. Clear the WDTIMK bit of the interrupt mask flag register 0 (MK0L) to 0.


Remark f_{IL}: Low-speed on-chip oscillator clock frequency

11.4.3 Setting window open period of watchdog timer

Set the window open period of the watchdog timer by using bits 6 and 5 (WINDOW1, WINDOW0) of the option byte (000C0H). The outline of the window is as follows.

- If ACH is written to the watchdog timer enable register (WDTE) during the window open period, the watchdog timer is cleared and starts counting again.
- Even if ACH is written to the WDTE register during the window close period, an abnormality is detected and an internal reset signal is generated.

Example: If the window open period is 50%



Caution When data is written to the WDTE register for the first time after reset release, the watchdog timer is cleared in any timing regardless of the window open time, as long as the register is written before the overflow time, and the watchdog timer starts counting again.

The window open period can be set as follows.

Table 11 - 4 Setting Window Open Period of Watchdog Timer

WINDOW1	WINDOW0	Window Open Period of Watchdog Timer
0	1	50%
1	1	100%
Others		Setting prohibited

Remark If the overflow time is set to $2^{10}/f_{IL}$, the times over which the window is open and closed are as follows.

	Setting of Window Open Period	
	50%	100%
Window close time	0 to 18.38 ms	None
Window open time	18.38 to 27.17 ms	0 to 27.17 ms

<When window open period is 50%>

- Overflow time:
 $2^{10}/f_{IL} \text{ (max.)} = 2^9/18.842 \text{ kHz} = 27.17 \text{ ms}$
- Window close time:
 $0 \text{ to } 2^{10}/f_{IL} \text{ (min.)} \times (1 - 0.5) = 0 \text{ to } 2^{10}/13.926 \text{ kHz} \times 0.5 = 0 \text{ to } 18.38 \text{ ms}$
- Window open time:
 $2^{10}/f_{IL} \text{ (min.)} \times (1 - 0.5) \text{ to } 2^{10}/f_{IL} \text{ (max.)} = 2^9/13.926 \text{ kHz} \times 0.5 \text{ to } 2^9/18.842 \text{ kHz} = 18.38 \text{ to } 27.17 \text{ ms}$

11.4.4 Setting watchdog timer interval interrupt

Depending on the setting of bit 7 (WDTINT) of an option byte (000C0H), an interval interrupt (INTWDTI) can be generated when 75% of the overflow time + 1/4 f_{IL} is reached.

Table 11 - 5 Setting of Watchdog Timer Interval Interrupt

WDTINT	Use of Watchdog Timer Interval Interrupt
0	Interval interrupt is not used.
1	Interval interrupt is generated when 75% of the overflow time + 1/4 f _{IL} is reached.

Caution When operating with the X1 oscillation clock after releasing the STOP mode, the CPU starts operating after the oscillation stabilization time has elapsed.
Therefore, if the period between the STOP mode release and the watchdog timer overflow is short, an overflow occurs during the oscillation stabilization time, causing a reset.
Consequently, set the overflow time in consideration of the oscillation stabilization time when operating with the X1 oscillation clock and when the watchdog timer is to be cleared after the STOP mode release by an interval interrupt.

Remark The watchdog timer continues counting even after INTWDTI is generated (until ACH is written to the watchdog timer enable register (WDTE)). If ACH is not written to the WDTE register before the overflow time, an internal reset signal is generated.

CHAPTER 12 A/D CONVERTER (ADC)

The number of analog input channels of the A/D converter differs, depending on the product.

	30- and 32-pin	36-pin	40-pin	44- and 48-pin	52- and 64-pin	80-pin	100-pin	128-pin
Number of the analog input channels	8 (ANI0 to ANI3, ANI16 to ANI19)	8 (ANI0 to ANI5, ANI18, ANI19)	9 (ANI0 to ANI6, ANI18, ANI19)	10 (ANI0 to ANI7, ANI18, ANI19)	12 (ANI0 to ANI7, ANI16 to ANI19)	17 (ANI0 to ANI11, ANI16 to ANI20)	20 (ANI0 to ANI14, ANI16 to ANI20)	26 (ANI0 to ANI14, ANI16 to ANI26)

12.1 Function of A/D Converter

The A/D converter is used to convert analog input signals into digital values, and is configured to control up to 26 channels of A/D converter analog inputs (ANI0 to ANI14 and ANI16 to ANI26). 12-bit, 10-bit, or 8-bit resolution can be selected by the ADTYP1 and ADTYP0 bits of the A/D converter mode register 2 (ADM2). The A/D converter has the following function.

- 12-bit/10-bit/8-bit resolution A/D conversion
12-bit, 10-bit, or 8-bit resolution A/D conversion is carried out repeatedly for one analog input channel selected from ANI0 to ANI14 and ANI16 to ANI26. Each time an A/D conversion operation ends, an interrupt request signal (INTAD) is generated (when in the select mode).


Various A/D conversion modes can be specified by using the mode combinations below.

Trigger mode	Software trigger no-wait mode	Conversion is started by setting the ADCE bit to 1 by software, and then setting ADCS to 1 after the A/D power supply stabilization wait time has passed.
	Software trigger wait mode	The power is turned on by setting the ADCS bit to 1 by software while A/D conversion is stopped and conversion is then started automatically after the A/D power supply stabilization wait time has passed.
	Hardware trigger no-wait mode	Conversion is started by detecting a hardware trigger.
	Hardware trigger wait mode	The power to the A/D converter is turned on by detecting a hardware trigger while the A/D converter is off and in the conversion standby state, and conversion is then started automatically after the stabilization wait time passes. When using the SNOOZE mode function, specify the hardware trigger wait mode.
Channel selection mode	Select mode	A/D conversion is performed on the analog input of one selected channel.
	Scan mode	A/D conversion is performed on the analog input of four channels in order. Four consecutive channels can be selected from ANI0 to ANI14 as analog input channels.
Conversion operation mode	One-shot conversion mode	A/D conversion is performed on the selected channel once.
	Sequential conversion mode	A/D conversion is sequentially performed on the selected channels until it is stopped by software.

Operation voltage mode ^{Note}	Sampling clock cycles	
Normal 1	43 fAD	Set the number of sampling clock cycles so that the sampling capacitor is sufficiently charged according to the output impedance of the analog input source.
Normal 2	160 fAD	
Low voltage 1	53 fAD	
Low voltage 2	80 fAD	

Note The operation mode that can be selected differs depending on the analog input channel, VDD voltage, AVREFP voltage, trigger mode, and fCLK. See **Table 12 - 3 A/D Conversion Time Selection (1/8)** for details.

Figure 12 - 1 Block Diagram of A/D Converter



Note For details about the internal reference voltage, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** $T_A = -40$ to $+105^{\circ}\text{C}$.

Remark 1. Analog input pins in this figure are for a 128-pin product.

Remark 2. $n = 0$ to 3

12.2 Configuration of A/D Converter

The A/D converter includes the following hardware.

(1) ANI0 to ANI14 and ANI16 to ANI26 pins

These are the analog input pins of the 26 channels of the A/D converter. They input analog signals to be converted into digital signals. Pins other than the one selected as the analog input pin can be used as I/O port pins.

(2) Sample & hold circuit

The sample & hold circuit samples each of the analog input voltages sequentially sent from the input circuit, and sends them to the A/D voltage comparator. This circuit also holds the sampled analog input voltage during A/D conversion.

(3) A/D voltage comparator

This A/D voltage comparator compares the voltage generated from the voltage tap of the comparison voltage generator with the analog input voltage. If the analog input voltage is found to be greater than the reference voltage ($1/2 AV_{REF}$) as a result of the comparison, the most significant bit (MSB) of the successive approximation register (SAR) is set. If the analog input voltage is less than the reference voltage ($1/2 AV_{REF}$), the MSB of the SAR is reset. After that, bit 10 of the SAR register is automatically set, and the next comparison is made. The voltage tap of the comparison voltage generator is selected by the value of bit 11, to which the result has already been set.

Bit 11 = 0: ($1/4 AV_{REF}$)

Bit 11 = 1: ($3/4 AV_{REF}$)

The voltage tap of the comparison voltage generator and the analog input voltage are compared and bit 10 of the SAR register is manipulated according to the result of the comparison.

Analog input voltage $\geq$ Voltage tap of comparison voltage generator: Bit 10 = 1

Analog input voltage $\leq$ Voltage tap of comparison voltage generator: Bit 10 = 0

Comparison is continued like this to bit 0 of the SAR register.

Remark AV_{REF} : The + side reference voltage of the A/D converter. This can be selected from AV_{REFP} , the internal reference voltage^{Note}, and V_{DD} .

(4) Comparison voltage generator

The comparison voltage generator generates the voltage to be compared with the input from an analog input pin.

Note For details about the internal reference voltage, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** $T_A = -40$ to $+105^\circ\text{C}$.

(5) Successive approximation register (SAR)

The SAR is used to set voltage tap data whose values from the comparison voltage generator match the voltage values of the analog input pins, one bit at a time starting from the most significant bit (MSB).

If data is set in the SAR register all the way to the least significant bit (LSB) (end of A/D conversion), the contents of the SAR register (conversion results) are held in the A/D conversion result register (ADCRn). When all the specified A/D conversion operations have ended, an A/D conversion end interrupt request signal (INTAD) is generated.

(6) 12-bit/10-bit A/D conversion result register (ADCRn)

Each time A/D conversion ends, the conversion result is loaded from the successive approximation register, and then operation is performed as follows:

When this register is used to specify 12-bit resolution, it holds the A/D conversion result in its lower 12 bits (the higher 4 bits are fixed to 0).

When this register is used to specify 10-bit resolution, it holds the A/D conversion result in its higher 10 bits (the lower 6 bits are fixed to 0).

(7) 8-bit A/D conversion result register (ADCRnH)

The A/D conversion result is loaded from the successive approximation register to this register each time A/D conversion is completed, and the ADCRnH register holds the higher 8 bits of the A/D conversion result.

(8) Controller

This circuit controls the conversion time of an analog input signal that is to be converted into a digital signal, as well as starting and stopping of the conversion operation. When A/D conversion has been completed, this controller generates INTAD through the A/D conversion result upper limit/lower limit comparator.

(9) AVREFP pin

This pin inputs an external reference voltage (AVREFP).

If using AVREFP as the + side reference voltage of the A/D converter, set the ADREFP1 and ADREFP0 bits of A/D converter mode register 2 (ADM2) to 0 and 1, respectively.

The analog signals input to ANI2 to ANI14 and ANI16 to ANI26 are converted to digital signals based on the voltage applied between AVREFP and the – side reference voltage (AVREFM/VSS).

In addition to AVREFP, it is possible to select VDD or the internal reference voltage as the + side reference voltage of the A/D converter.

Caution For details about the internal reference voltage, see CHAPTER 37 ELECTRICAL CHARACTERISTICS
TA = -40 to +105°C.

(10) AVREFM pin

This pin inputs an external reference voltage (AVREFM). To use AVREFM as the – side reference voltage of the A/D converter, set the ADREFM bit of the ADM2 register to 1.

In addition to AVREFM, it is possible to select VSS as the – side reference voltage of the A/D converter.

12.3 Registers to Control the A/D Converter

The following registers are used to control the A/D converter.

- Peripheral enable register 0 (PER0)
- Peripheral reset control register 0 (PRR0)
- A/D converter mode register 0 (ADM0)
- A/D converter mode register 1 (ADM1)
- A/D converter mode register 2 (ADM2)
- 12-bit/10-bit A/D conversion result register (ADCRn)
- 8-bit A/D conversion result register (ADCRnH)
- Analog input channel specification register (ADS)
- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)
- A/D test register (ADTES)
- Port mode control A registers (PMCAxx)
- Port mode control T registers (PMCTxx)
- Port mode control E registers (PMCExx)
- Port mode registers (PMxx)

12.3.1 Peripheral enable register 0 (PER0)

The PER0 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

If the A/D converter is to be used, be sure to set bit 5 (ADCEN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 12 - 2 Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER0	RTCWEN	IICA1EN Note 1	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN Note 2	TAU0EN

ADCEN	Control of supply of an input clock to the A/D converter
0	Stops supply of an input clock. • The SFRs used by the A/D converter cannot be written. • When an SFR used by the A/D converter is read, the value returned is 00H or 0000H.
1	Enables supply of an input clock. • The SFRs used by the A/D converter can be read and written.

Note 1. This bit is only present in the 44- to 128-pin products.

Note 2. This bit is only present in the 80- to 128-pin products.

Caution 1. When setting the A/D converter, make sure that the setting of the ADCEN bit is 1 before setting the following registers.

If ADCEN = 0, the value of each register which controls the A/D converter is 00H and writing to any of those registers is ignored (except for port mode registers 0, 2, 3, 10, 11, 12, 14, and 15 (PM0, PM2, PM3, PM10, PM11, PM12, PM14, and PM15), port mode control A registers 0, 2, 3, 10, 11, 12, 14, and 15 (PMCA0, PMCA2, PMCA3, PMCA10, PMCA11, PMCA12, PMCA14, and PMCA15), port mode control T registers 0, 2, and 15 (PMCT0, PMCT2, and PMCT15), and port mode control E register 0 (PMCE0)).

- A/D converter mode register 0 (ADM0)
- A/D converter mode register 1 (ADM1)
- A/D converter mode register 2 (ADM2)
- 12-bit/10-bit A/D conversion result register (ADCRn)
- 8-bit A/D conversion result register (ADCRnH)
- Analog input channel specification register (ADS)
- Conversion result comparison upper limit setting register (ADUL)
- Conversion result comparison lower limit setting register (ADLL)
- A/D test register (ADTES).

Caution 2. Be sure to clear the following bits to 0.

For the presence of bits for each product, see CHAPTER 6 CLOCK GENERATOR.

Bits 1 and 6 in the 30-, 32-, 36-, and 40-pin products

Bit 1 in the 44-, 48-, 52-, and 64-pin products

12.3.2 Peripheral reset control register 0 (PRR0)

The PRR0 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

To place the A/D converter in the reset state, be sure to set bit 5 (ADCRES) of this register to 1.

The PRR0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 12 - 3 Format of Peripheral Reset Control Register 0 (PRR0)

Address: F00F1H

After reset: 00H

R/W: R/W

Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PRR0	0	IICA1RES	ADCRES	IICA0RES	SAU1RES	SAU0RES	TAU1RES	TAU0RES
ADCRES		Control resetting of the A/D converter						
0		The A/D converter is released from the reset state.						
1		The A/D converter is in the reset state. The SFRs for use with the A/D converter are initialized.						

12.3.3 A/D converter mode register 0 (ADM0)

This register sets the time for converting analog input to digital data, and starts and stops conversion.

The ADM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 12 - 4 Format of A/D Converter Mode Register 0 (ADM0)

Address: FFF30H
After reset: 00H
R/W: R/W

Symbol	<7>	6	5	4	3	2	1	<0>
ADM0	ADCS	ADMD	FR2 ^{Note 1}	FR1 ^{Note 1}	FR0 ^{Note 1}	LV1 ^{Note 1}	LV0 ^{Note 1}	ADCE
ADCS	A/D conversion operation control							
0	Stops conversion operation [When read] Conversion is stopped or in standby.							
1	Enables conversion operation [When read] While in the software trigger no wait mode: Conversion is enabled. While in the software trigger wait mode: A/D power supply stabilization wait time + conversion While in the hardware trigger no wait mode: Conversion is enabled. While in the hardware trigger wait mode: A/D power supply stabilization wait time + conversion							
ADMD	Specification of the A/D conversion channel selection mode							
0	Select mode							
1	Scan mode							
ADCE	A/D voltage comparator operation control ^{Note 2}							
0	Stops A/D voltage comparator operation							
1	Enables A/D voltage comparator operation							

Note 1. For details of the FR2 to FR0, LV1, LV0 bits, and A/D conversion, see **Table 12 - 3 A/D Conversion Time Selection (1/8)**.

Note 2. While in the software trigger no-wait mode or hardware trigger no-wait mode, the operation of the A/D voltage comparator is controlled by the ADCS and ADCE bits, and it takes $1\ \mu\text{s} + 2$ cycles of the conversion clock (fAD) from the start of operation for the operation to stabilize. Therefore, immediately after the ADCS bit is set to 1 after at least $1\ \mu\text{s} + 2$ cycles of the conversion clock (fAD) have elapsed from the time ADCE bit is set to 1, the conversion result becomes valid. When ADCS is set to 1 while ADCE = 0, A/D conversion starts after the stabilization wait time has passed. If ADCS is set before at least $1\ \mu\text{s} + 2$ cycles of the conversion clock (fAD) have elapsed, ignore data of the first conversion.

Caution 1. Change the ADMD, FR2 to FR0, LV1, and LV0 bits while conversion is stopped (ADCS = 0, ADCE = 0).

Caution 2. Setting change from ADCS = 1 and ADCE = 1 to ADCS = 1 and ADCE = 0 is prohibited.

Caution 3. Do not change the ADCS and ADCE bits from 0 to 1 at the same time by using an 8-bit manipulation instruction. Be sure to follow the procedure described in 12.7 A/D Converter Setup Flowchart.


Table 12 - 1 Settings of ADCS and ADCE Bits

ADCS	ADCE	A/D Conversion Operation
0	0	Conversion stopped state
0	1	Conversion standby state
1	0	Conversion operation state (software trigger wait mode) or conversion stopped state
1	1	Conversion operation state (other than software trigger wait mode)

Table 12 - 2 Conditions for Setting and Clearing the ADCS Bit

A/D Conversion Mode			Set Conditions	Clear Conditions
Software trigger no-wait mode	Select mode	Sequential conversion mode	When 1 is written to ADCS	When 0 is written to ADCS
		One-shot conversion mode		- When 0 is written to ADCS - The bit is automatically cleared to 0 when A/D conversion ends.
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		- When 0 is written to ADCS - The bit is automatically cleared to 0 when conversion ends on the specified four channels
Software trigger wait mode	Select mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		- When 0 is written to ADCS - The bit is automatically cleared to 0 when A/D conversion ends.
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		- When 0 is written to ADCS - The bit is automatically cleared to 0 when conversion ends on the specified four channels.
Hardware trigger no-wait mode	Select mode	Sequential conversion mode	When a hardware trigger is input	When 0 is written to ADCS
		One-shot conversion mode		When 0 is written to ADCS
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		When 0 is written to ADCS
Hardware trigger wait mode	Select mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		- When 0 is written to ADCS - The bit is automatically cleared to 0 when A/D conversion ends.
	Scan mode	Sequential conversion mode		When 0 is written to ADCS
		One-shot conversion mode		- When 0 is written to ADCS - The bit is automatically cleared to 0 when conversion ends on the specified four channels

Figure 12 - 5 Timing Chart When A/D Voltage Comparator Is Used



Note 1. While in the software trigger no-wait mode or hardware trigger no-wait mode, the time from the rising of the ADCE bit to the rising of the ADCS bit must be $1\ \mu\text{s} + 2$ cycles of the conversion clock (f_{AD}) or longer to stabilize the internal circuit.

Note 2. The following shows the maximum time to start conversion.

ADM1	ADM0			Conversion Clock (fAD)	Conversion Start Time (Number of fCLK Clock)	
ADLSP	FR2	FR1	FR0		Software Trigger No-wait Mode/Hardware Trigger No-wait Mode	Software trigger wait mode/Hardware trigger wait mode
0	0	0	0	fCLK/32	31	1
0	0	0	1	fCLK/16	15	1
0	0	1	0	fCLK/8	7	1
0	0	1	1	fCLK/4	3	1
0	1	0	0	fCLK/2	1	1
0	1	0	1	fCLK	1	1
1	0	1	1	fCLK/4	3	1
1	1	0	0	fCLK/2	1	1
1	1	0	1	fCLK	1	1

However, for the second and subsequent conversion in sequential conversion mode and for conversion of the channels specified for scan 1, 2, and 3 in scan mode, the conversion start time and stabilization wait time for A/D power supply do not occur after a hardware trigger is detected.

Caution 1. If using the hardware trigger wait mode, setting the ADCS bit to 1 is prohibited (but the bit is automatically switched to 1 when the hardware trigger signal is detected). However, it is possible to clear the ADCS bit to 0 to specify the A/D conversion standby state.

Caution 2. While in the one-shot conversion mode of the hardware trigger no-wait mode, the ADCS bit is not automatically cleared to 0 when A/D conversion ends. Instead, 1 is retained.

Caution 3. Only rewrite the value of the ADCE bit when ADCS = 0 (while in the conversion stopped/conversion standby state).

Caution 4. To complete A/D conversion, specify at least the following time as the hardware trigger interval:

Hardware trigger no wait mode: 2 fCLK clock cycles + conversion start time + A/D conversion time

Hardware trigger wait mode: 2 fCLK clock cycles + conversion start time + A/D power supply stabilization wait time + A/D conversion time

Remark fCLK: CPU/peripheral hardware clock frequency

Table 12 - 3 A/D Conversion Time Selection (1/8)

(1) When there is no A/D power supply stabilization wait time

Normal mode 1 and 2 (for software trigger no-wait select mode and hardware trigger no-wait select mode)

A/D Converter Mode Register 0 A/D Converter Mode Register 1						Mode	Conversion Clock (fAD)	Number of Clock Cycles for Conversion Start Delay	Number of Clock Cycles for Conversion	Number of Clock Cycles for Interrupt Output Delay	A/D Conversion Time (Conversion Start Delay Time + Conversion Time + Interrupt Output Delay Time)					
(AD M1)	(ADM0)										2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V					
ADL SP	FR2	FR1	FR0	LV1	LV0						fCLK = 1 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 32 MHz	
0	0	0	0	0	0	Normal 1	fCLK/32	1 fAD	64 fAD	1 fAD	2112/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	66 μs
0	0	0	1				fCLK/16	1 fAD	64 fAD	1 fAD	1056/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	66 μs	33 μs
0	0	1	0				fCLK/8	1 fAD	64 fAD	1 fAD	528/fCLK	Setting prohibited	Setting prohibited	66 μs	33 μs	16.5 μs
0	0	1	1				fCLK/4	1 fAD	64 fAD	1 fAD	264/fCLK	Setting prohibited	Setting prohibited	33 μs	16.5 μs	8.25 μs
0	1	0	0				fCLK/2	1 fAD	64 fAD	1 fAD	132/fCLK	Setting prohibited	Setting prohibited	16.5 μs	8.25 μs	4.125 μs
0	1	0	1				fCLK	1 fAD	64 fAD	1 fAD	66/fCLK	Setting prohibited	Setting prohibited	8.25 μs	4.125 μs	2.0625 μs
1	0	1	1				fCLK/4	1 fAD	64 fAD	1 fAD	264/fCLK	Setting prohibited	66 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	1 fAD	64 fAD	1 fAD	132/fCLK	Setting prohibited	33 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	1 fAD	64 fAD	1 fAD	66/fCLK	66 μs	16.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above							Setting prohibited									
0	0	0	0	0	0	Normal 2	fCLK/32	1 fAD	181 fAD	1 fAD	5856/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	183 μs
0	0	0	1				fCLK/16	1 fAD	181 fAD	1 fAD	2928/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	183 μs	91.5 μs
0	0	1	0				fCLK/8	1 fAD	181 fAD	1 fAD	1464/fCLK	Setting prohibited	Setting prohibited	183 μs	91.5 μs	45.75 μs
0	0	1	1				fCLK/4	1 fAD	181 fAD	1 fAD	732/fCLK	Setting prohibited	Setting prohibited	91.5 μs	45.75 μs	22.875 μs
0	1	0	0				fCLK/2	1 fAD	181 fAD	1 fAD	366/fCLK	Setting prohibited	Setting prohibited	45.75 μs	22.875 μs	11.4375 μs
0	1	0	1				fCLK	1 fAD	181 fAD	1 fAD	183/fCLK	Setting prohibited	Setting prohibited	22.875 μs	11.4375 μs	5.71875 μs
1	0	1	1				fCLK/4	1 fAD	181 fAD	1 fAD	732/fCLK	Setting prohibited	183 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	1 fAD	181 fAD	1 fAD	366/fCLK	Setting prohibited	91.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	1 fAD	181 fAD	1 fAD	183/fCLK	183 μs	45.75 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above							Setting prohibited									

Caution 1. The A/D conversion time must also be within the relevant range of conversion times (t_{CONV}) described in 37.6.1 A/D converter characteristics.

Caution 2. Rewrite the FR2 to FR0, LV1, and LV0 bits to different values while conversion is stopped (ADCS = 0, ADCE = 0).

Caution 3. The above conversion times do not include the conversion start time. Add the conversion start time to obtain the time for the first conversion.

Additionally, the conversion times do not include clock frequency errors. Consider clock frequency errors when selecting the conversion time.

Caution 4. Use normal mode 2 when the internal reference voltage or temperature sensor output voltage is selected as the target for A/D conversion.

Caution 5. When the internal reference voltage is selected as the positive reference voltage, normal modes 1 and 2 cannot be used. Use low-voltage mode 1 or 2.

Remark f_{CLK}: CPU/peripheral hardware clock frequency

Table 12 - 3 A/D Conversion Time Selection (2/8)

(2) When there is no A/D power supply stabilization wait time

Low-voltage mode 1 and 2 (for software trigger no-wait select mode and hardware trigger no-wait select mode)

A/D Converter Mode Register 0 A/D Converter Mode Register 1						Mode	Conversion Clock (fAD)	Number of Clock Cycles for Conversion Start Delay	Number of Clock Cycles for Conversion	Number of Clock Cycles for Interrupt Output Delay	A/D Conversion Time (Conversion Start Delay Time + Conversion Time + Interrupt Output Delay Time)					
(AD M1)	(ADM0)										1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V	1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V	1.8 V ≤ AVREFP ≤ VDD ≤ 5.5 V	2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V	2.7 V ≤ AVREFP ≤ VDD ≤ 5.5 V	
	ADL SP	FR2	FR1	FR0	LV1						LV0	fCLK = 1 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 32 MHz
0	0	0	0	1	0	Low voltage 1	fCLK/32	1 fAD	80 fAD	1 fAD	2624/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	82 μs
0	0	0	1				fCLK/16	1 fAD	80 fAD	1 fAD	1312/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	82 μs	41 μs
0	0	1	0				fCLK/8	1 fAD	80 fAD	1 fAD	656/fCLK	Setting prohibited	Setting prohibited	82 μs	41 μs	20.5 μs
0	0	1	1				fCLK/4	1 fAD	80 fAD	1 fAD	328/fCLK	Setting prohibited	Setting prohibited	41 μs	20.5 μs	10.25 μs
0	1	0	0				fCLK/2	1 fAD	80 fAD	1 fAD	164/fCLK	Setting prohibited	Setting prohibited	20.5 μs	10.25 μs	5.125 μs
0	1	0	1				fCLK	1 fAD	80 fAD	1 fAD	82/fCLK	Setting prohibited	Setting prohibited	10.25 μs	5.125 μs	Setting prohibited
1	0	1	1				fCLK/4	1 fAD	80 fAD	1 fAD	328/fCLK	Setting prohibited	82 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	1 fAD	80 fAD	1 fAD	164/fCLK	Setting prohibited	41 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	1 fAD	80 fAD	1 fAD	82/fCLK	82 μs	20.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above						Setting prohibited										
0	0	0	0	1	1	Low voltage 2	fCLK/32	1 fAD	107 fAD	1 fAD	3488/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	109 μs
0	0	0	1				fCLK/16	1 fAD	107 fAD	1 fAD	1744/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	109 μs	54.5 μs
0	0	1	0				fCLK/8	1 fAD	107 fAD	1 fAD	872/fCLK	Setting prohibited	Setting prohibited	109 μs	54.5 μs	27.25 μs
0	0	1	1				fCLK/4	1 fAD	107 fAD	1 fAD	436/fCLK	Setting prohibited	Setting prohibited	54.5 μs	27.25 μs	13.625 μs
0	1	0	0				fCLK/2	1 fAD	107 fAD	1 fAD	218/fCLK	Setting prohibited	Setting prohibited	27.25 μs	13.625 μs	6.8125 μs
0	1	0	1				fCLK	1 fAD	107 fAD	1 fAD	109/fCLK	Setting prohibited	Setting prohibited	13.625 μs	6.8125 μs	Setting prohibited
1	0	1	1				fCLK/4	1 fAD	107 fAD	1 fAD	436/fCLK	Setting prohibited	109 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	1 fAD	107 fAD	1 fAD	218/fCLK	Setting prohibited	54.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	1 fAD	107 fAD	1 fAD	109/fCLK	109 μs	27.25 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above						Setting prohibited										

Caution 1. The A/D conversion time must also be within the relevant range of conversion times (tconv) described in 37.6.1 A/D converter characteristics.

Caution 2. Rewrite the FR2 to FR0, LV1, and LV0 bits to different values while conversion is stopped (ADCS = 0, ADCE = 0).

Caution 3. The above conversion times do not include the conversion start time. Add the conversion start time to obtain the time for the first conversion.

Additionally, the conversion times do not include clock frequency errors. Consider clock frequency errors when selecting the conversion time.

Caution 4. When the internal reference voltage or temperature sensor output voltage is selected as the target for A/D conversion, use low-voltage mode 2 and use a conversion clock (fAD) with a frequency no greater than 16 MHz.

Caution 5. When the internal reference voltage is selected as the positive reference voltage, the conversion clock (fAD) must be in the range from 1 to 2 MHz.

Remark fCLK: CPU/peripheral hardware clock frequency

Table 12 - 3 A/D Conversion Time Selection (3/8)

(3) When there is A/D power supply stabilization wait time

Normal mode 1 and 2 (for software trigger wait select mode and hardware trigger wait select mode^{Note 1})

A/D Converter Mode Register 0 A/D Converter Mode Register 1						Mode	Conversion Clock (fAD)	Number of Clock Cycles for A/D Power Supply Stabilization Wait	Number of Clock Cycles for Conversion	Number of Clock Cycles for Interrupt Output Delay Note 2	A/D Conversion Time (A/D Power Supply Stabilization Wait Time + Conversion Time + Interrupt Output Delay Time)						
(AD M1)	(ADM0)										2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V						
ADL SP	FR2	FR1	FR0	LV1	LV0						fCLK = 1 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 32 MHz		
0	0	0	0	0	0	0	Normal 1	fCLK/32	4 fAD	64 fAD	4 fAD	2304/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	72 μs
0	0	0	1	fCLK/16				4 fAD	64 fAD	4 fAD	1152/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	72 μs	36 μs	
0	0	1	0	fCLK/8				6 fAD	64 fAD	4 fAD	592/fCLK	Setting prohibited	Setting prohibited	74 μs	37 μs	18.5 μs	
0	0	1	1	fCLK/4				10 fAD	64 fAD	4 fAD	312/fCLK	Setting prohibited	Setting prohibited	39 μs	19.5 μs	9.75 μs	
0	1	0	0	fCLK/2				18 fAD	64 fAD	4 fAD	172/fCLK	Setting prohibited	Setting prohibited	21.5 μs	10.75 μs	5.375 μs	
0	1	0	1	fCLK				34 fAD	64 fAD	4 fAD	102/fCLK	Setting prohibited	Setting prohibited	12.75 μs	6.375 μs	3.1875 μs	
1	0	1	1	fCLK/4				4 fAD	64 fAD	4 fAD	288/fCLK	288 μs	72 μs	Setting prohibited	Setting prohibited	Setting prohibited	
1	1	0	0	fCLK/2				4 fAD	64 fAD	4 fAD	144/fCLK	144 μs	36 μs	Setting prohibited	Setting prohibited	Setting prohibited	
1	1	0	1	fCLK				6 fAD	64 fAD	4 fAD	74/fCLK	74 μs	18.5 μs	Setting prohibited	Setting prohibited	Setting prohibited	
Other than the above						Setting prohibited											
0	0	0	0	0	1	Normal 2	fCLK/32	4 fAD	181 fAD	4 fAD	6048/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	189 μs	
0	0	0	1				fCLK/16	4 fAD	181 fAD	4 fAD	3024/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	189 μs	94.5 μs	
0	0	1	0				fCLK/8	6 fAD	181 fAD	4 fAD	1528/fCLK	Setting prohibited	Setting prohibited	191 μs	95.5 μs	47.75 μs	
0	0	1	1				fCLK/4	10 fAD	181 fAD	4 fAD	780/fCLK	Setting prohibited	Setting prohibited	97.5 μs	48.75 μs	24.375 μs	
0	1	0	0				fCLK/2	18 fAD	181 fAD	4 fAD	406/fCLK	Setting prohibited	Setting prohibited	50.75 μs	25.375 μs	12.6875 μs	
0	1	0	1				fCLK	34 fAD	181 fAD	4 fAD	219/fCLK	Setting prohibited	Setting prohibited	27.375 μs	13.6875 μs	6.84375 μs	
1	0	1	1				fCLK/4	4 fAD	181 fAD	4 fAD	756/fCLK	Setting prohibited	189 μs	Setting prohibited	Setting prohibited	Setting prohibited	
1	1	0	0				fCLK/2	4 fAD	181 fAD	4 fAD	378/fCLK	Setting prohibited	94.5 μs	Setting prohibited	Setting prohibited	Setting prohibited	
1	1	0	1				fCLK	6 fAD	181 fAD	4 fAD	191/fCLK	191 μs	47.75 μs	Setting prohibited	Setting prohibited	Setting prohibited	
Other than the above						Setting prohibited											

- Note 1.** For the second and subsequent conversion in sequential conversion mode and for conversion of the channels specified for scan 1, 2, and 3 in scan mode, the conversion start time and A/D power supply stabilization wait time do not occur after a hardware trigger is detected (see **Table 12 - 3 A/D Conversion Time Selection (1/8)**).
- Note 2.** The value in this column is applicable when the one-shot conversion mode is selected. When the sequential conversion mode is selected, the number of clock cycles is shortened by 3 cycles of the conversion clock (f_{AD}).
- Caution 1.** The A/D conversion time must also be within the relevant range of conversion times (t_{CONV}) described in 37.6.1 A/D converter characteristics.
- Caution 2.** Rewrite the FR2 to FR0, LV1, and LV0 bits to different values while conversion is stopped ($ADCS = 0$, $ADCE = 0$).
- Caution 3.** The above conversion times do not include the conversion start time. Add the conversion start time to obtain the time for the first conversion.
Additionally, the conversion times do not include clock frequency errors. Consider clock frequency errors when selecting the conversion time.
- Caution 4.** The conversion times in hardware trigger wait mode include the A/D power supply stabilization wait time from the time the hardware trigger is detected.
The conversion times in software trigger wait mode include the A/D power supply stabilization wait time from the time the ADCS bit is set to 1.
- Caution 5.** Use normal mode 2 when the internal reference voltage or temperature sensor output voltage is selected as the target for A/D conversion.
- Caution 6.** When the internal reference voltage is selected as the positive reference voltage, normal modes 1 and 2 cannot be used. Use low-voltage mode 1 or 2.
- Remark** f_{CLK} : CPU/peripheral hardware clock frequency

Table 12 - 3 A/D Conversion Time Selection (4/8)

(4) When there is A/D power supply stabilization wait time

Low-voltage mode 1 and 2 (for software trigger wait select mode and hardware trigger wait select mode^{Note 1})

A/D Converter Mode Register 0 A/D Converter Mode Register 1						Mode	Conversion Clock (fAD)	Number of Clock Cycles for A/D Power Supply Stabilization Wait	Number of Clock Cycles for Conversion	Number of Clock Cycles for Interrupt Output Delay Note 2	A/D Conversion Time (A/D Power Supply Stabilization Wait Time + Conversion Time + Interrupt Output Delay Time)						
(AD M1)	(ADM0)										1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V	1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V	1.8 V ≤ AVREFP ≤ VDD ≤ 5.5 V	2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V	2.7 V ≤ AVREFP ≤ VDD ≤ 5.5 V		
	ADL SP	FR2	FR1	FR0	LV1						LV0	fCLK = 1 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 32 MHz	
0	0	0	0	0	1	0	Low voltage 1	fCLK/32	4 fAD	80 fAD	4 fAD	2816/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	88 μs
0	0	0	0	1				fCLK/16	4 fAD	80 fAD	4 fAD	1408/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	88 μs	44 μs
0	0	0	1	0				fCLK/8	6 fAD	80 fAD	4 fAD	720/fCLK	Setting prohibited	Setting prohibited	90 μs	45 μs	22.5 μs
0	0	0	1	1				fCLK/4	10 fAD	80 fAD	4 fAD	376/fCLK	Setting prohibited	Setting prohibited	47 μs	23.5 μs	11.75 μs
0	1	0	0	0				fCLK/2	18 fAD	80 fAD	4 fAD	204/fCLK	Setting prohibited	Setting prohibited	25.5 μs	12.75 μs	6.375 μs
0	1	0	0	1				fCLK	34 fAD	80 fAD	4 fAD	118/fCLK	Setting prohibited	Setting prohibited	14.75 μs	7.375 μs	Setting prohibited
1	0	1	1	1				fCLK/4	4 fAD	80 fAD	4 fAD	352/fCLK	Setting prohibited	88 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0	0				fCLK/2	4 fAD	80 fAD	4 fAD	176/fCLK	Setting prohibited	44 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0	1				fCLK	6 fAD	80 fAD	4 fAD	90/fCLK	90 μs	22.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above								Setting prohibited									
0	0	0	0	0	1	1	Low voltage 2	fCLK/32	4 fAD	107 fAD	4 fAD	3680/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	115 μs
0	0	0	0	1				fCLK/16	4 fAD	107 fAD	4 fAD	1840/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	115 μs	57.5 μs
0	0	0	1	0				fCLK/8	6 fAD	107 fAD	4 fAD	936/fCLK	Setting prohibited	Setting prohibited	117 μs	58.5 μs	29.25 μs
0	0	0	1	1				fCLK/4	10 fAD	107 fAD	4 fAD	484/fCLK	Setting prohibited	Setting prohibited	60.5 μs	30.25 μs	15.125 μs
0	1	0	0	0				fCLK/2	18 fAD	107 fAD	4 fAD	258/fCLK	Setting prohibited	Setting prohibited	32.25 μs	16.125 μs	8.0625 μs
0	1	0	0	1				fCLK	34 fAD	107 fAD	4 fAD	145/fCLK	Setting prohibited	Setting prohibited	18.125 μs	9.0625 μs	Setting prohibited
1	0	1	1	1				fCLK/4	4 fAD	107 fAD	4 fAD	460/fCLK	Setting prohibited	115 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0	0				fCLK/2	4 fAD	107 fAD	4 fAD	230/fCLK	Setting prohibited	57.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0	1				fCLK	6 fAD	107 fAD	4 fAD	117/fCLK	117 μs	29.25 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above								Setting prohibited									

- Note 1.** For the second and subsequent conversion in sequential conversion mode and for conversion of the channels specified for scan 1, 2, and 3 in scan mode, the conversion start time and A/D power supply stabilization wait time do not occur after a hardware trigger is detected (see **Table 12 - 3 A/D Conversion Time Selection (2/8)**).
- Note 2.** The value in this column is applicable when the one-shot conversion mode is selected. When the sequential conversion mode is selected, the number of clock cycles is shortened by 3 cycles of the conversion clock (f_{AD}).
- Caution 1.** The A/D conversion time must also be within the relevant range of conversion times (t_{CONV}) described in 37.6.1 A/D converter characteristics.
- Caution 2.** Rewrite the FR2 to FR0, LV1, and LV0 bits to different values while conversion is stopped ($ADCS = 0$, $ADCE = 0$).
- Caution 3.** The above conversion times do not include the conversion start time. Add the conversion start time to obtain the time for the first conversion.
Additionally, the conversion times do not include clock frequency errors. Consider clock frequency errors when selecting the conversion time.
- Caution 4.** The conversion times in hardware trigger wait mode include the A/D power supply stabilization wait time from the time the hardware trigger is detected.
The conversion times in software trigger wait mode include the A/D power supply stabilization wait time from the time the ADCS bit is set to 1.
- Caution 5.** When the internal reference voltage or temperature sensor output voltage is selected as the target for A/D conversion, use low-voltage mode 2 and use a conversion clock (f_{AD}) with a frequency no greater than 16 MHz.
- Caution 6.** When the internal reference voltage is selected as the positive reference voltage, the conversion clock (f_{AD}) must be in the range from 1 to 2 MHz.
- Remark** f_{CLK} : CPU/peripheral hardware clock frequency

Table 12 - 4 A/D Conversion Time Selection (5/8)

(5) When there is no A/D power supply stabilization wait time

Normal mode 1 and 2 (for software trigger no-wait scan mode and hardware trigger no-wait scan mode)

A/D Converter Mode Register 0 A/D Converter Mode Register 1						Mode	Conversion Clock (f _{AD})	Number of Clock Cycles for Conversion Start Delay	Number of Clock Cycles for Conversion	Number of Clock Cycles for Interrupt Output Delay	A/D Conversion Time (Conversion Start Delay Time + Conversion Time × 4 + Interrupt Output Delay Time)					
(AD M1)	(ADM0)										2.4 V ≤ AV _{REFP} ≤ V _{DD} ≤ 5.5 V					
ADL SP	FR2	FR1	FR0	LV1	LV0						fCLK = 1 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 32 MHz	
0	0	0	0	0	0	Normal 1	fCLK/32	1 fAD	64 fAD	1 fAD	8256/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	258 μs
0	0	0	1				fCLK/16	1 fAD	64 fAD	1 fAD	4128/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	258 μs	129 μs
0	0	1	0				fCLK/8	1 fAD	64 fAD	1 fAD	2064/fCLK	Setting prohibited	Setting prohibited	258 μs	129 μs	64.5 μs
0	0	1	1				fCLK/4	1 fAD	64 fAD	1 fAD	1032/fCLK	Setting prohibited	Setting prohibited	129 μs	64.5 μs	32.25 μs
0	1	0	0				fCLK/2	1 fAD	64 fAD	1 fAD	516/fCLK	Setting prohibited	Setting prohibited	64.5 μs	32.25 μs	16.125 μs
0	1	0	1				fCLK	1 fAD	64 fAD	1 fAD	258/fCLK	Setting prohibited	Setting prohibited	32.25 μs	16.125 μs	8.0625 μs
1	0	1	1				fCLK/4	1 fAD	64 fAD	1 fAD	1032/fCLK	Setting prohibited	258 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	1 fAD	64 fAD	1 fAD	516/fCLK	Setting prohibited	129 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	1 fAD	64 fAD	1 fAD	258/fCLK	258 μs	64.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above							Setting prohibited									
0	0	0	0	0	0	Normal 2	fCLK/32	1 fAD	181 fAD	1 fAD	23232/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	726 μs
0	0	0	1				fCLK/16	1 fAD	181 fAD	1 fAD	11616/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	726 μs	363 μs
0	0	1	0				fCLK/8	1 fAD	181 fAD	1 fAD	5808/fCLK	Setting prohibited	Setting prohibited	726 μs	363 μs	181.5 μs
0	0	1	1				fCLK/4	1 fAD	181 fAD	1 fAD	2904/fCLK	Setting prohibited	Setting prohibited	363 μs	181.5 μs	90.75 μs
0	1	0	0				fCLK/2	1 fAD	181 fAD	1 fAD	1452/fCLK	Setting prohibited	Setting prohibited	181.5 μs	90.75 μs	45.375 μs
0	1	0	1				fCLK	1 fAD	181 fAD	1 fAD	726/fCLK	Setting prohibited	Setting prohibited	90.75 μs	45.375 μs	22.6875 μs
1	0	1	1				fCLK/4	1 fAD	181 fAD	1 fAD	2904/fCLK	Setting prohibited	726 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	1 fAD	181 fAD	1 fAD	1452/fCLK	Setting prohibited	363 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	1 fAD	181 fAD	1 fAD	726/fCLK	726 μs	181.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above							Setting prohibited									

Caution 1. The A/D conversion time must also be within the relevant range of conversion times (t_{CONV}) described in 37.6.1 A/D converter characteristics.

Caution 2. Rewrite the FR2 to FR0, LV1, and LV0 bits to different values while conversion is stopped (ADCS = 0, ADCE = 0).

Caution 3. The above conversion times do not include the conversion start time. Add the conversion start time to obtain the time for the first conversion.

Additionally, the conversion times do not include clock frequency errors. Consider clock frequency errors when selecting the conversion time.

Caution 4. Use normal mode 2 when the internal reference voltage or temperature sensor output voltage is selected as the target for A/D conversion.

Caution 5. When the internal reference voltage is selected as the positive reference voltage, normal modes 1 and 2 cannot be used. Use low-voltage mode 1 or 2.

Remark f_{CLK}: CPU/peripheral hardware clock frequency

Table 12 - 3 A/D Conversion Time Selection (6/8)

(6) When there is no A/D power supply stabilization wait time

Low-voltage mode 1 and 2 (for software trigger no-wait scan mode and hardware trigger no-wait scan mode)

A/D Converter Mode Register 0 A/D Converter Mode Register 1						Mode	Conversion Clock (fAD)	Number of Clock Cycles for Conversion Start Delay	Number of Clock Cycles for Conversion	Number of Clock Cycles for Interrupt Output Delay	A/D Conversion Time (Conversion Start Delay Time + Conversion Time × 4 + Interrupt Output Delay Time)					
(AD M1)	(ADM0)										1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V	1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V	1.8 V ≤ AVREFP ≤ VDD ≤ 5.5 V	2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V	2.7 V ≤ AVREFP ≤ VDD ≤ 5.5 V	
ADL SP	FR2	FR1	FR0	LV1	LV0						fCLK = 1 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 32 MHz	
0	0	0	0	1	0	Low voltage 1	fCLK/32	1 fAD	80 fAD	1 fAD	10304/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	322 μs
0	0	0	1				fCLK/16	1 fAD	80 fAD	1 fAD	5152/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	322 μs	161 μs
0	0	1	0				fCLK/8	1 fAD	80 fAD	1 fAD	2576/fCLK	Setting prohibited	Setting prohibited	322 μs	161 μs	80.5 μs
0	0	1	1				fCLK/4	1 fAD	80 fAD	1 fAD	1288/fCLK	Setting prohibited	Setting prohibited	161 μs	80.5 μs	40.25 μs
0	1	0	0				fCLK/2	1 fAD	80 fAD	1 fAD	644/fCLK	Setting prohibited	Setting prohibited	80.5 μs	40.25 μs	20.125 μs
0	1	0	1				fCLK	1 fAD	80 fAD	1 fAD	322/fCLK	Setting prohibited	Setting prohibited	40.25 μs	20.125 μs	Setting prohibited
1	0	1	1				fCLK/4	1 fAD	80 fAD	1 fAD	1288/fCLK	Setting prohibited	322 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	1 fAD	80 fAD	1 fAD	644/fCLK	Setting prohibited	161 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	1 fAD	80 fAD	1 fAD	322/fCLK	322 μs	80.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above							Setting prohibited									
0	0	0	0	1	1	Low voltage 2	fCLK/32	1 fAD	107 fAD	1 fAD	13760/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	430 μs
0	0	0	1				fCLK/16	1 fAD	107 fAD	1 fAD	6880/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	430 μs	215 μs
0	0	1	0				fCLK/8	1 fAD	107 fAD	1 fAD	3440/fCLK	Setting prohibited	Setting prohibited	430 μs	215 μs	107.5 μs
0	0	1	1				fCLK/4	1 fAD	107 fAD	1 fAD	1720/fCLK	Setting prohibited	Setting prohibited	215 μs	107.5 μs	53.75 μs
0	1	0	0				fCLK/2	1 fAD	107 fAD	1 fAD	860/fCLK	Setting prohibited	Setting prohibited	107.5 μs	53.75 μs	26.875 μs
0	1	0	1				fCLK	1 fAD	107 fAD	1 fAD	430/fCLK	Setting prohibited	Setting prohibited	53.75 μs	26.875 μs	Setting prohibited
1	0	1	1				fCLK/4	1 fAD	107 fAD	1 fAD	1720/fCLK	Setting prohibited	430 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	1 fAD	107 fAD	1 fAD	860/fCLK	Setting prohibited	215 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	1 fAD	107 fAD	1 fAD	430/fCLK	430 μs	107.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above							Setting prohibited									

Caution 1. The A/D conversion time must also be within the relevant range of conversion times (t_{CONV}) described in 37.6.1 A/D converter characteristics.

Caution 2. Rewrite the FR2 to FR0, LV1, and LV0 bits to different values while conversion is stopped (ADCS = 0, ADCE = 0).

Caution 3. The above conversion times do not include the conversion start time. Add the conversion start time to obtain the time for the first conversion.

Additionally, the conversion times do not include clock frequency errors. Consider clock frequency errors when selecting the conversion time.

Caution 4. When the internal reference voltage or temperature sensor output voltage is selected as the target for A/D conversion, use low-voltage mode 2 and use a conversion clock (f_{AD}) with a frequency no greater than 16 MHz.

Caution 5. When the internal reference voltage is selected as the positive reference voltage, the conversion clock (f_{AD}) must be in the range from 1 to 2 MHz.

Remark fCLK: CPU/peripheral hardware clock frequency

Table 12 - 3 A/D Conversion Time Selection (7/8)

(7) When there is A/D power supply stabilization wait time

Normal mode 1 and 2 (for software trigger wait scan mode and hardware trigger wait scan mode^{Note 1})

A/D Converter Mode Register 0 A/D Converter Mode Register 1						Mode	Conversion Clock (fAD)	Number of Clock Cycles for A/D Power Supply Stabilization Wait	Number of Clock Cycles for Conversion	Number of Clock Cycles for Interrupt Output Delay Note 2	A/D Conversion Time (A/D Power Supply Stabilization Wait Time + Conversion Time × 4 + Interrupt Output Delay Time)					
(AD M1)	(ADM0)										2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V					
ADL SP	FR2	FR1	FR0	LV1	LV0						fCLK = 1 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 32 MHz	
0	0	0	0	0	0	Normal 1	fCLK/32	4 fAD	64 fAD	4 fAD	8448/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	264 μs
0	0	0	1				fCLK/16	4 fAD	64 fAD	4 fAD	4224/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	264 μs	132 μs
0	0	1	0				fCLK/8	6 fAD	64 fAD	4 fAD	2128/fCLK	Setting prohibited	Setting prohibited	266 μs	133 μs	66.5 μs
0	0	1	1				fCLK/4	10 fAD	64 fAD	4 fAD	1080/fCLK	Setting prohibited	Setting prohibited	135 μs	67.5 μs	33.75 μs
0	1	0	0				fCLK/2	18 fAD	64 fAD	4 fAD	556/fCLK	Setting prohibited	Setting prohibited	69.5 μs	34.75 μs	17.375 μs
0	1	0	1				fCLK	34 fAD	64 fAD	4 fAD	294/fCLK	Setting prohibited	Setting prohibited	36.75 μs	18.375 μs	9.1875 μs
1	0	1	1				fCLK/4	4 fAD	64 fAD	4 fAD	1056/fCLK	1056 μs	264 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	4 fAD	64 fAD	4 fAD	528/fCLK	528 μs	132 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	6 fAD	64 fAD	4 fAD	266/fCLK	266 μs	66.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above						Setting prohibited										
0	0	0	0	0	0	Normal 2	fCLK/32	4 fAD	181 fAD	4 fAD	23424/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	732 μs
0	0	0	1				fCLK/16	4 fAD	181 fAD	4 fAD	11712/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	732 μs	366 μs
0	0	1	0				fCLK/8	6 fAD	181 fAD	4 fAD	5872/fCLK	Setting prohibited	Setting prohibited	734 μs	367 μs	183.5 μs
0	0	1	1				fCLK/4	10 fAD	181 fAD	4 fAD	2952/fCLK	Setting prohibited	Setting prohibited	369 μs	184.5 μs	92.25 μs
0	1	0	0				fCLK/2	18 fAD	181 fAD	4 fAD	1492/fCLK	Setting prohibited	Setting prohibited	186.5 μs	93.25 μs	46.625 μs
0	1	0	1				fCLK	34 fAD	181 fAD	4 fAD	762/fCLK	Setting prohibited	Setting prohibited	95.25 μs	47.625 μs	23.8125 μs
1	0	1	1				fCLK/4	4 fAD	181 fAD	4 fAD	2928/fCLK	Setting prohibited	732 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0				fCLK/2	4 fAD	181 fAD	4 fAD	1464/fCLK	Setting prohibited	366 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1				fCLK	6 fAD	181 fAD	4 fAD	734/fCLK	734 μs	183.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above						Setting prohibited										

- Note 1.** For the second and subsequent conversion in sequential conversion mode and for conversion of the channels specified for scan 1, 2, and 3 in scan mode, the conversion start time and A/D power supply stabilization wait time do not occur after a hardware trigger is detected (see **Table 12 - 3 A/D Conversion Time Selection (1/8)**).
- Note 2.** The value in this column is applicable when the one-shot conversion mode is selected. When the sequential conversion mode is selected, the number of clock cycles is shortened by 3 cycles of the conversion clock (f_{AD}).
- Caution 1.** The A/D conversion time must also be within the relevant range of conversion times (t_{CONV}) described in 37.6.1 A/D converter characteristics.
- Caution 2.** Rewrite the FR2 to FR0, LV1, and LV0 bits to different values while conversion is stopped ($ADCS = 0$, $ADCE = 0$).
- Caution 3.** The above conversion times do not include the conversion start time. Add the conversion start time to obtain the time for the first conversion.
Additionally, the conversion times do not include clock frequency errors. Consider clock frequency errors when selecting the conversion time.
- Caution 4.** The conversion times in hardware trigger wait mode include the A/D power supply stabilization wait time from the time the hardware trigger is detected.
The conversion times in software trigger wait mode include the A/D power supply stabilization wait time from the time the ADCS bit is set to 1.
- Caution 5.** Use normal mode 2 when the internal reference voltage or temperature sensor output voltage is selected as the target for A/D conversion.
- Caution 6.** When the internal reference voltage is selected as the positive reference voltage, normal modes 1 and 2 cannot be used. Use low-voltage mode 1 or 2.
- Remark** f_{CLK} : CPU/peripheral hardware clock frequency

Table 12 - 3 A/D Conversion Time Selection (8/8)

(8) When there is A/D power supply stabilization wait time

Low-voltage mode 1 and 2 (for software trigger wait scan mode and hardware trigger wait scan mode^{Note 1})

A/D Converter Mode Register 0 A/D Converter Mode Register 1							Mode	Conversion Clock (fAD)	Number of Clock Cycles for A/D Power Supply Stabilization Wait	Number of Clock Cycles for Conversion	Number of Clock Cycles for Interrupt Output Delay Note 2	A/D Conversion Time (A/D Power Supply Stabilization Wait Time + Conversion Time × 4 + Interrupt Output Delay Time)					
(AD M1)	(ADM0)					1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V						1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V	1.8 V ≤ AVREFP ≤ VDD ≤ 5.5 V	2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V	2.7 V ≤ AVREFP ≤ VDD ≤ 5.5 V		
	ADL SP	FR2	FR1	FR0	LV1	LV0						fCLK = 1 MHz	fCLK = 4 MHz	fCLK = 8 MHz	fCLK = 16 MHz	fCLK = 32 MHz	
0	0	0	0	0	1	0	Low voltage 1	fCLK/32	4 fAD	80 fAD	4 fAD	10496/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	328 μs
0	0	0	0	1				fCLK/16	4 fAD	80 fAD	4 fAD	5248/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	328 μs	164 μs
0	0	1	0					fCLK/8	6 fAD	80 fAD	4 fAD	2640/fCLK	Setting prohibited	Setting prohibited	330 μs	165 μs	82.5 μs
0	0	1	1					fCLK/4	10 fAD	80 fAD	4 fAD	1336/fCLK	Setting prohibited	Setting prohibited	167 μs	83.5 μs	41.75 μs
0	1	0	0					fCLK/2	18 fAD	80 fAD	4 fAD	684/fCLK	Setting prohibited	Setting prohibited	85.5 μs	42.75 μs	21.375 μs
0	1	0	1					fCLK	34 fAD	80 fAD	4 fAD	358/fCLK	Setting prohibited	Setting prohibited	44.75 μs	22.375 μs	Setting prohibited
1	0	1	1					fCLK/4	4 fAD	80 fAD	4 fAD	1312/fCLK	Setting prohibited	328 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0					fCLK/2	4 fAD	80 fAD	4 fAD	656/fCLK	Setting prohibited	164 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1					fCLK	6 fAD	80 fAD	4 fAD	330/fCLK	330 μs	82.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above								Setting prohibited									
0	0	0	0	0	1	1	Low voltage 2	fCLK/32	4 fAD	107 fAD	4 fAD	13952/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	Setting prohibited	436 μs
0	0	0	0	1				fCLK/16	4 fAD	107 fAD	4 fAD	6976/fCLK	Setting prohibited	Setting prohibited	Setting prohibited	436 μs	218 μs
0	0	1	0					fCLK/8	6 fAD	107 fAD	4 fAD	3504/fCLK	Setting prohibited	Setting prohibited	438 μs	219 μs	109.5 μs
0	0	1	1					fCLK/4	10 fAD	107 fAD	4 fAD	1768/fCLK	Setting prohibited	Setting prohibited	221 μs	110.5 μs	55.25 μs
0	1	0	0					fCLK/2	18 fAD	107 fAD	4 fAD	900/fCLK	Setting prohibited	Setting prohibited	112.5 μs	56.25 μs	28.125 μs
0	1	0	1					fCLK	34 fAD	107 fAD	4 fAD	466/fCLK	Setting prohibited	Setting prohibited	58.25 μs	29.125 μs	Setting prohibited
1	0	1	1					fCLK/4	4 fAD	107 fAD	4 fAD	1744/fCLK	Setting prohibited	436 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	0					fCLK/2	4 fAD	107 fAD	4 fAD	872/fCLK	Setting prohibited	218 μs	Setting prohibited	Setting prohibited	Setting prohibited
1	1	0	1					fCLK	6 fAD	107 fAD	4 fAD	438/fCLK	438 μs	109.5 μs	Setting prohibited	Setting prohibited	Setting prohibited
Other than the above								Setting prohibited									

Note 1. For the second and subsequent conversion in sequential conversion mode and for conversion of the channels specified for scan 1, 2, and 3 in scan mode, the conversion start time and A/D power supply stabilization wait time do not occur after a hardware trigger is detected (see **Table 12 - 3 A/D Conversion Time Selection (2/8)**).

Note 2. The value in this column is applicable when the one-shot conversion mode is selected. When the sequential conversion mode is selected, the number of clock cycles is shortened by 3 cycles of the conversion clock (f_{AD}).

Caution 1. The A/D conversion time must also be within the relevant range of conversion times (t_{CONV}) described in 37.6.1 A/D converter characteristics.

Caution 2. Rewrite the FR2 to FR0, LV1, and LV0 bits to different values while conversion is stopped ($ADCS = 0$, $ADCE = 0$).

Caution 3. The above conversion times do not include the conversion start time. Add the conversion start time to obtain the time for the first conversion.

Additionally, the conversion times do not include clock frequency errors. Consider clock frequency errors when selecting the conversion time.

Caution 4. The conversion times in hardware trigger wait mode include the A/D power supply stabilization wait time from the time the hardware trigger is detected.


The conversion times in software trigger wait mode include the A/D power supply stabilization wait time from the time the ADCS bit is set to 1.

Caution 5. When the internal reference voltage or temperature sensor output voltage is selected as the target for A/D conversion, use low-voltage mode 2 and use a conversion clock (f_{AD}) with a frequency no greater than 16 MHz.

Caution 6. When the internal reference voltage is selected as the positive reference voltage, the conversion clock (f_{AD}) must be in the range from 1 to 2 MHz.

Remark f_{CLK} : CPU/peripheral hardware clock frequency

Figure 12 - 6 A/D Converter Sampling and A/D Conversion Timing (Example for Software Trigger No-wait Mode)



12.3.4 A/D converter mode register 1 (ADM1)

This register is used to specify the A/D conversion trigger, conversion mode, and hardware trigger signal.

The ADM1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 12 - 7 Format of A/D Converter Mode Register 1 (ADM1)

Address: FFF32H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ADM1	ADTMD1	ADTMD0	ADSCM	0	ADLSP	ADTRS2	ADTRS1	ADTRS0

ADTMD1	ADTMD0	Selection of the A/D conversion trigger mode
0	×	Software trigger no-wait mode or software trigger wait mode
1	0	Hardware trigger no-wait mode
1	1	Hardware trigger wait mode

ADLSP	fCLK input frequency setting
0	4 MHz < fCLK ≤ 32 MHz
1	1 MHz ≤ fCLK ≤ 4 MHz

ADSCM	Specification of the A/D conversion mode
0	Sequential conversion mode
1	One-shot conversion mode

ADTRS2	ADTRS1	ADTRS0	Selection of the hardware trigger signal
0	0	0	Timer channel 01 count or capture end interrupt signal (INTTM01)
0	1	0	Realtime clock interrupt signal (INTRTC)
0	1	1	32-bit interval timer interrupt signal (INTITL)
1	0	0	Event input from ELCL
Setting values other than the above is prohibited.			

Caution 1. Only rewrite the value of the ADM1 register while conversion operation is stopped (ADCS = 0, ADCE = 0).

Caution 2. To complete A/D conversion, specify at least the following time as the hardware trigger interval:
Hardware trigger no wait mode: 2 fCLK clock cycles + conversion start time + A/D conversion time
Hardware trigger wait mode: 2 fCLK clock cycles + conversion start time + A/D power supply stabilization wait time + A/D conversion time

Caution 3. In modes other than SNOOZE mode, input of the next INTRTC or INTITL will not be recognized as a valid hardware trigger for up to four fCLK cycles after the first INTRTC or INTITL is input.

Remark 1. ×: Don't care

Remark 2. fCLK: CPU/peripheral hardware clock frequency

12.3.5 A/D converter mode register 2 (ADM2)

This register is used to select the + side and - side reference voltages of the A/D converter, check the upper limit and lower limit A/D conversion result values, select the resolution, and specify whether to use the SNOOZE mode.

The ADM2 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 12 - 8 Format of A/D Converter Mode Register 2 (ADM2) (1/2)

Address: F0010H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	<3>	<2>	<1>	<0>
ADM2	ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	ADTYP1	ADTYP0

ADREFP1	ADREFP0	Selection of the + side reference voltage source of the A/D converter
0	0	Supplied from VDD
0	1	Supplied from P20/AVREFP/ANI0
1	0	Supplied from the internal reference voltage ^{Note}
1	1	Discharged

- Use the following procedures to rewrite the ADREFP1 and ADREFP0 bits.
 - Set ADCE = 0
 - Set both ADREFP1 and ADREFP0 to 1.
This step is only necessary when the values of ADREFP1 and ADREFP0 are changed to 1 and 0, respectively.
 - Reference voltage discharge time: 1 μ s
This step is only necessary when the values of ADREFP1 and ADREFP0 are changed to 1 and 0, respectively.
 - Change the values of ADREFP1 and ADREFP0
 - Reference voltage stabilization wait time (A)
 - Set ADCE = 1
 - Reference voltage stabilization wait time (B)
When ADREFP1 and ADREFP0 are set to 1 and 0, A = 5 μ s and B = 1 μ s + 2 cycles of the conversion clock (f_{AD}).
When ADREFP1 and ADREFP0 are set to 0 and 0 or 0 and 1, A needs no wait and B = 1 μ s + 2 cycles of the conversion clock (f_{AD}).
After (7) stabilization time, start the A/D conversion.
- When ADREFP1 and ADREFP0 are set to 1 and 0, respectively, A/D conversion cannot be performed on the temperature sensor output voltage and internal reference voltage^{Note}.
Be sure to perform A/D conversion while ADISS = 0.

ADREFM	Selection of the - side reference voltage of the A/D converter
0	Supplied from VSS
1	Supplied from P21/AVREFM/ANI1

(**Note** and **Cautions** are listed on the next page.)

- Note** For details about the internal reference voltage, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** $T_A = -40$ to $+105^{\circ}\text{C}$.
- Caution 1.** Only rewrite the value of the ADM2 register while conversion operation is stopped (ADCS = 0, ADCE = 0).
- Caution 2.** Do not set the ADREFP1 bit to 1 when shifting to STOP mode, or to HALT mode while the CPU is operating on the subsystem clock. When the internal reference voltage is selected (ADREFP1, ADREFP0 = 1, 0), the A/D converter reference voltage current (IADREF) indicated in 37.3.2 Supply current characteristics will be added.
- Caution 3.** When using AVREFP and AVREFM, specify ANI0 and ANI1 as the analog input channels and specify input mode by using the port mode register.

Figure 12 - 8 Format of A/D Converter Mode Register 2 (ADM2) (2/2)

Address: F0010H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	<3>	<2>	<1>	<0>
ADM2	ADREFP1	ADREFP0	ADREFM	0	ADRCK	AWC	ADTYP1	ADTYP0

ADRCK	Checking the upper limit and lower limit conversion result values
0	The interrupt signal (INTAD) is output when the ADLL register $\leq$ the ADCRn register $\leq$ the ADUL register (AREA 1).
1	The interrupt signal (INTAD) is output when the ADCRn register $<$ the ADLL register (AREA 2) or the ADUL register $<$ the ADCRn register (AREA 3).

Figure 12 - 9 shows the generation range of the interrupt signal (INTAD) for AREA 1 to AREA 3.

AWC	Specification of the SNOOZE mode
0	Do not use the SNOOZE mode function.
1	Use the SNOOZE mode function.

When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and A/D conversion is performed without operating the CPU (the SNOOZE mode).

- The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock or medium-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fCLK). If any other clock is selected, specifying this mode is prohibited.
- When using the SNOOZE mode function, set AWC to 0 in software trigger wait mode, and set AWC to 1 in hardware trigger wait mode.
- Using the SNOOZE mode function in the software trigger no-wait mode or hardware trigger no-wait mode is prohibited.
- Using the SNOOZE mode function in hardware trigger no-wait mode in sequential conversion mode is prohibited.
- When using the SNOOZE mode function, specify a hardware trigger interval of at least "shift time to SNOOZE mode^{Note} + conversion start time + A/D power supply stabilization wait time + A/D conversion time + 2 fCLK clock cycles".
- Even when using SNOOZE mode, be sure to set the AWC bit to 0 in normal operation and change it to 1 just before shifting to STOP mode.

Also, be sure to change the AWC bit to 0 after returning from STOP mode to normal operation.


If the AWC bit is left set to 1, A/D conversion will not start normally in spite of the subsequent SNOOZE mode or normal operation.

ADTYP1	ADTYP0	Selection of the A/D conversion resolution
0	0	10-bit resolution
0	1	8-bit resolution
1	0	12-bit resolution
1	1	Setting prohibited

Note Refer to "Transition time from STOP mode to SNOOZE mode" in **23.3.3 SNOOZE mode**.

Caution Only rewrite the value of the ADM2 register while conversion operation is stopped (ADCS = 0, ADCE = 0).

Figure 12 - 9 ADRCK Bit Interrupt Signal Generation Range



Remark If INTAD does not occur, the A/D conversion result is not stored in the ADCRn or ADCRnH register.

12.3.6 12-bit/10-bit A/D conversion result register (ADCRn)

ADCRn is a 16-bit register that holds the A/D conversion result.

When A/D conversion with 12-bit resolution is selected, the higher 4 bits are fixed to 0.

When A/D conversion with 10-bit resolution is selected, the lower 6 bits are fixed to 0.

Each time A/D conversion ends, the conversion result is loaded from the successive approximation register (SAR).

The ADCRn register can be read by a 16-bit memory manipulation instruction.

The value of this register is 0000H following a reset.

In select mode, the conversion results are stored in the ADCR and ADCR0 registers^{Note}. In scan mode, the conversion results of scan 0 are stored in the ADCR and ADCR0 registers, and the conversion results of scan 1 to 3 are stored in the ADCR1 to ADCR3 registers^{Note}.

Note If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (set up by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see **Figure 12 - 9**), the result is not stored.


Figure 12 - 10 Format of 12-bit/10-bit A/D Conversion Result Register (ADCRn)

Address: FFF1FH, FFF1EH (ADCR)^{Note}, F0021H, F0020H (ADCR0)^{Note}, F0023H, F0022H (ADCR1), F0025H, F0024H (ADCR2), F0027H, F0026H (ADCR3)


After reset: 0000H

R/W: R

When A/D conversion with 12-bit resolution is selected



When A/D conversion with 10-bit resolution is selected



Note The contents of the ADCR register are stored in the ADCR0 register.

Caution 1. When 8-bit resolution A/D conversion is selected (when the ADTYP1 and ADTYP0 bits of A/D converter mode register 2 (ADM2) are respectively set to 01) and the ADCRn register is read, 0 is read from the bits other than the higher 8 bits.

Caution 2. When the ADCRn register is accessed in 16-bit units, and A/D conversion with 10-bit resolution is selected, the higher 10 bits of the conversion result are read in order starting at bit 15 of the ADCRn register.

When A/D conversion with 12-bit resolution is selected, the higher 12 bits of the conversion result are read in order starting at bit 11 of the ADCRn register.

12.3.7 8-bit A/D conversion result register (ADCRnH)

ADCRnH is an 8-bit register that holds the A/D conversion result. The higher 8 bits of 12-bit resolution are stored^{Note}.

The ADCRnH register can be read by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Note If the A/D conversion result is outside the range specified by using the A/D conversion comparison function (set up by the ADRCK bit of the ADM2 register and ADUL/ADLL registers; see **Figure 12 - 9**), the result is not stored.

Figure 12 - 11 Format of 8-bit A/D Conversion Result Register (ADCRnH)

Address: FFF1FH (ADCRH)^{Note}, F0021H (ADCR0H)^{Note}, F0023H (ADCR1H), F0025H (ADCR2H),
F0027H (ADCR3H)
After reset: 00H
R/W: R

Symbol	7	6	5	4	3	2	1	0
ADCRnH (n = 0 to 3)								

Note The contents of the ADCRH register are stored in the ADCR0H register.

Caution When writing to any of the following registers, the contents of the ADCRnH register may become undefined:
A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), port mode control A registers 0, 2, 3, 10, 11, 12, 14, and 15 (PMCA0, PMCA2, PMCA3, PMCA10, PMCA11, PMCA12, PMCA14, and PMCA15), port mode control T registers 0, 2, and 15 (PMCT0, PMCT2, and PMCT15), and port mode control E register 0 (PMCE0)
Read the conversion result following conversion completion before writing to the ADM0, ADS, PMCAxx, PMCTxx, or PMCEx register. Using timing other than the above may cause an incorrect conversion result to be read.

12.3.8 Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 12 - 12 Format of Analog Input Channel Specification Register (ADS)

Address: FFF31H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0

<Select mode (ADMD = 0)> (1/2)

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANI0	P20/ANI0/AVREFF pin
0	0	0	0	0	1	ANI1	P21/ANI1/AVREFM pin
0	0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	0	1	1	ANI3	P23/ANI3 pin
0	0	0	1	0	0	ANI4	P24/ANI4 pin
0	0	0	1	0	1	ANI5	P25/ANI5 pin
0	0	0	1	1	0	ANI6	P26/ANI6 pin
0	0	0	1	1	1	ANI7	P27/ANI7 pin
0	0	1	0	0	0	ANI8	P150/ANI8 pin
0	0	1	0	0	1	ANI9	P151/ANI9 pin
0	0	1	0	1	0	ANI10	P152/ANI10 pin
0	0	1	0	1	1	ANI11	P153/ANI11 pin
0	0	1	1	0	0	ANI12	P154/ANI12 pin
0	0	1	1	0	1	ANI13	P155/ANI13 pin
0	0	1	1	1	0	ANI14	P156/ANI14 pin
0	0	1	1	1	1	Setting prohibited	
0	1	0	0	0	0	ANI16	P03/ANI16 pin ^{Note 1}
0	1	0	0	0	1	ANI17	P02/ANI17 pin ^{Note 2}
0	1	0	0	1	0	ANI18	P147/ANI18 pin
0	1	0	0	1	1	ANI19	P120/ANI19 pin
0	1	0	1	0	0	ANI20	P100/ANI20 pin
0	1	0	1	0	1	ANI21	P37/ANI21 pin
0	1	0	1	1	0	ANI22	P36/ANI22 pin
0	1	0	1	1	1	ANI23	P35/ANI23 pin
0	1	1	0	0	0	ANI24	P117/ANI24 pin
0	1	1	0	0	1	ANI25	P116/ANI25 pin
0	1	1	0	1	0	ANI26	P115/ANI26 pin

<Select mode (ADMD = 0)> (2/2)

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	1	1	0	1	1	Setting prohibited	
1	0	0	0	0	0	—	Temperature sensor output voltage
1	0	0	0	0	1	—	Internal reference voltage ^{Note 3}
Other than the above						Setting prohibited	

Note 1. 30-, 32-pin products: P01/ANI16 pin**Note 2.** 30-, 32-pin products: P00/ANI17 pin**Note 3.** For details about the internal reference voltage, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** $T_A = -40$ to $+105^{\circ}\text{C}$.

<Scan mode (ADMD = 1)>

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel			
						Scan 0	Scan 1	Scan 2	Scan 3
0	0	0	0	0	0	ANI0	ANI1	ANI2	ANI3
0	0	0	0	0	1	ANI1	ANI2	ANI3	ANI4
0	0	0	0	1	0	ANI2	ANI3	ANI4	ANI5
0	0	0	0	1	1	ANI3	ANI4	ANI5	ANI6
0	0	0	1	0	0	ANI4	ANI5	ANI6	ANI7
0	0	0	1	0	1	ANI5	ANI6	ANI7	ANI8
0	0	0	1	1	0	ANI6	ANI7	ANI8	ANI9
0	0	0	1	1	1	ANI7	ANI8	ANI9	ANI10
0	0	1	0	0	0	ANI8	ANI9	ANI10	ANI11
0	0	1	0	0	1	ANI9	ANI10	ANI11	ANI12
0	0	1	0	1	0	ANI10	ANI11	ANI12	ANI13
0	0	1	0	1	1	ANI11	ANI12	ANI13	ANI14
Other than the above						Setting prohibited			

(Cautions are listed on the next page.)

- Caution 1. Be sure to clear bits 6 and 5 to 0.
- Caution 2. Set the channel that is specified as the analog input by a PMCAxx, PMCTxx, or PMCEx register to the input mode by using port mode registers 0, 2, 3, 10 to 12, 14, or 15 (PM0, PM2, PM3, PM10 to PM12, PM14, PM15).
- Caution 3. When specifying an input channel by the ADS register, do not select the pin that is specified as digital I/O by port mode control A register 0, 2, 3, 10, 11, 12, 14, or 15 (PMCA0, PMCA2, PMCA3, PMCA10, PMCA11, PMCA12, PMCA14, or PMCA15), port mode control T register 0, 2, or 15 (PMCT0, PMCT2, or PMCT15), or port mode control E register 0 (PMCE0).
- Caution 4. Rewrite the value of the ADISS bit while conversion is stopped (ADCS = 0, ADCE = 0).
- Caution 5. If using AVREFP as the + side reference voltage of the A/D converter, do not select ANI0 as an A/D conversion channel.
- Caution 6. If using AVREFM as the – side reference voltage of the A/D converter, do not select ANI1 as an A/D conversion channel.
- Caution 7. If the ADISS bit is set to 1, the internal reference voltage cannot be used for the + side reference voltage. After the ADISS bit is set to 1, the initial conversion result cannot be used. For the setting flow, see 12.7.5 Example of using the ADC when selecting the temperature sensor output voltage or internal reference voltage, and software trigger no-wait mode and one-shot conversion mode.
For details about the internal reference voltage, see CHAPTER 37 ELECTRICAL CHARACTERISTICS TA = -40 to +105°C.
- Caution 8. Do not set the ADISS bit to 1 when shifting to STOP mode, or to HALT mode while the CPU is operating on the subsystem clock. When the ADISS bit is set to 1, the A/D converter reference voltage current (IADREF) indicated in 37.3.2 Supply current characteristics will be added.

12.3.9 Conversion result comparison upper limit setting register (ADUL)

This register is used to specify the setting for checking the upper limit of the A/D conversion results.

The A/D conversion results and ADUL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified by the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 12 - 9 ADRCK Bit Interrupt Signal Generation Range**).

The ADUL register can be set by an 8-bit memory manipulation instruction.

The value of this register is FFH following a reset.

Figure 12 - 13 Format of Conversion Result Comparison Upper Limit Setting Register (ADUL)

Address: F0011H
After reset: FFH
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ADUL	ADUL7	ADUL6	ADUL5	ADUL4	ADUL3	ADUL2	ADUL1	ADUL0

12.3.10 Conversion result comparison lower limit setting register (ADLL)

This register is used to specify the setting for checking the lower limit of the A/D conversion results.

The A/D conversion results and ADLL register value are compared, and interrupt signal (INTAD) generation is controlled in the range specified by the ADRCK bit of A/D converter mode register 2 (ADM2) (shown in **Figure 12 - 9 ADRCK Bit Interrupt Signal Generation Range**).

The ADLL register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 12 - 14 Format of Conversion Result Comparison Lower Limit Setting Register (ADLL)

Address: F0012H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ADLL	ADLL7	ADLL6	ADLL5	ADLL4	ADLL3	ADLL2	ADLL1	ADLL0

Caution 1. When A/D conversion with 10-bit resolution is selected, the A/D conversion result register ADCRn[15:8] value is compared with the values in the ADUL and ADLL registers. When A/D conversion with 12-bit resolution is selected, the A/D conversion result register ADCRn[11:4] value is compared with the values in the ADUL and ADLL registers.

Caution 2. Only write new values to the ADUL and ADLL registers while conversion is stopped (ADCS = 0, ADCE = 0).

Caution 3. The setting of the ADUL register must be greater than that of the ADLL register.

12.3.11 A/D test register (ADTES)

This register is used to select the + side reference voltage or - side reference voltage for the converter, an analog input channel (ANLxx), the temperature sensor output voltage, or the internal reference voltage^{Note} as the target for A/D conversion.

When using this register to test the converter, set as follows.

- For zero-scale measurement, select the - side reference voltage as the target for conversion.
- For full-scale measurement, select the + side reference voltage as the target for conversion.

The ADTES register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 12 - 15 Format of A/D Test Register (ADTES)

Address: F0013H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ADTES	0	0	0	0	0	0	ADTES1	ADTES0

ADTES1	ADTES0	A/D conversion target
0	0	ANLxx/temperature sensor output voltage/internal reference voltage ^{Note} (Set by analog input channel specification register (ADS))
1	0	The - side reference voltage (selected by the ADREFM bit of the ADM2 register)
1	1	The + side reference voltage (selected by the ADREFP1 and ADREFP0 bits of the ADM2 register)
Other than the above		Setting prohibited

Note For details about the internal reference voltage, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** T_A = -40 to +105°C.

12.3.12 Registers controlling port function of analog input pins

Set up the registers for controlling the functions of the ports shared with the analog input pins of the A/D converter (port mode registers (PMxx), port mode control A registers (PMCAxx), port mode control T registers (PMCTxx), and port mode control E register (PMCEx)). For details see **4.3.1 Port mode registers (PMxx)**, **4.3.7 Port mode control A registers (PMCAxx)**, **4.3.8 Port mode control T registers (PMCTxx)**, and **4.3.9 Port mode control E registers (PMCEx)**.

When using the ANI0 to ANI14 and ANI16 to ANI26 pins for analog input of the A/D converter, set the port mode register (PMxx) bit and port mode control A register (PMCAxx) bit corresponding to each port to 1.

12.4 A/D Converter Operations

The A/D converter conversion operations are described below.

- <1> The voltage input to the selected analog input channel is sampled by the sample & hold circuit.
- <2> When sampling has been done for a certain time, the sample & hold circuit is placed in the hold state and the sampled voltage is held until the A/D conversion operation has ended.
- <3> Bit 11 of the successive approximation register (SAR) is set to 1. The series resistor string voltage tap is set to 1/2 AVREF by the tap selector.
- <4> The voltage difference between the series resistor string voltage tap and sampled voltage is compared by the voltage comparator. If the analog input is greater than 1/2 AVREF, the MSB of the SAR register remains set to 1. If the analog input is smaller than 1/2 AVREF, the MSB is reset to 0.
- <5> Next, bit 10 of the SAR register is automatically set to 1, and the operation proceeds to the next comparison. The series resistor string voltage tap is selected according to the preset value of bit 11, as described below.
 - Bit 11 = 1: (3/4) AVREF
 - Bit 11 = 0: (1/4) AVREF
 The voltage tap and sampled voltage are compared and bit 10 of the SAR register is manipulated as follows.
 - Sampled voltage ≥ Voltage tap: Bit 10 = 1
 - Sampled voltage < Voltage tap: Bit 10 = 0
- <6> Comparison is continued in this way up to bit 0 of the SAR register.
- <7> Upon completion of the comparison of 12 bits, an effective digital result value remains in the SAR register, and the result value is transferred to the A/D conversion result register (ADCRn, ADCRnH) and then latched^{Note 1}.
At the same time, the A/D conversion end interrupt request signal (INTAD) can also be generated^{Note 1}.
- <8> Repeat steps <1> to <7>, until the ADCS bit is cleared to 0^{Note 2}.
To stop the A/D converter, clear the ADCS bit to 0.

Note 1. If the A/D conversion result is outside the A/D conversion result range specified by the ADRCK bit and the ADUL and ADLL registers (see **Figure 12 - 9 ADRCK Bit Interrupt Signal Generation Range**), the A/D conversion end interrupt request signal is not generated and no A/D conversion results are stored in the ADCRn and ADCRnH registers.

Note 2. While in the sequential conversion mode, the ADCS flag is not automatically cleared to 0. This flag is not automatically cleared to 0 while in the one-shot conversion mode of the hardware trigger no-wait mode, either. Instead, 1 is retained.

Remark 1. Two types of the A/D conversion result registers are available.


- ADCRn register (16 bits): Store 12-bit/10-bit A/D conversion value
- ADCRnH register (8 bits): Store 8-bit A/D conversion value

Remark 2. AVREF: The + side reference voltage of the A/D converter. This can be selected from AVREFP, the internal reference voltage, and VDD.

For details about the internal reference voltage, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** TA = -40 to +105°C.

Remark 3. n = 0 to 3

Figure 12 - 16 Conversion Operation of A/D Converter (Software Trigger No-wait Mode)



In one-shot conversion mode, the ADCS bit is automatically cleared to 0 after completion of A/D conversion.

In sequential conversion mode, A/D conversion operations proceed continuously until the software clears bit 7 (ADCS) of the A/D converter mode register 0 (ADM0) to 0.

Writing to the analog input channel specification register (ADS) during A/D conversion interrupts the current conversion after which A/D conversion of the analog input specified by the ADS register proceeds. Data from the A/D conversion that was in progress are discarded.

The value of the A/D conversion result register (ADCRn, ADCRnH) is 00H or 0000H following a reset.

12.5 Input Voltage and Conversion Results

The relationship between the analog voltage input to the analog input pins (ANI0 to ANI14, ANI16 to ANI26) and the theoretical A/D conversion result (stored in the 12-bit/10-bit A/D conversion result register (ADCRn)) is shown by the following expression.

$$\text{ADCRn} = \text{INT} \left(\frac{V_{\text{AIN}}}{V_{\text{REF}}} \times 4096 + 0.5 \right)$$

or

$$(\text{ADCRn} - 0.5) \times \frac{V_{\text{REF}}}{4096} \leq V_{\text{AIN}} < (\text{ADCRn} + 0.5) \times \frac{V_{\text{REF}}}{4096}$$

where, INT(): Function which returns integer part of value in parentheses


V_{AIN} : Analog input voltage

V_{REF} : V_{REF} pin voltage

ADCRn: 12-bit/10-bit A/D conversion result register (ADCRn) value

Figure 12 - 17 shows Relationship Between Analog Input Voltage and A/D Conversion Result.

Figure 12 - 17 Relationship Between Analog Input Voltage and A/D Conversion Result




12.6 A/D Converter Operation Modes

The operation of each A/D converter mode is described below. In addition, the procedure for specifying each mode is described in **12.7 A/D Converter Setup Flowchart**.

12.6.1 Software trigger no-wait mode (select mode, sequential conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> After the software counts up to the stabilization wait time ($1\ \mu\text{s} + 2$ cycles of the conversion clock (f_{AD})), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result registers (ADCR, ADCRH, ADCR0, and ADCR0H), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is written during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the standby state.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby state, the A/D converter enters the stop state.

Figure 12 - 18 Example of Software Trigger No-Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing




Caution When <4> or <5> is detected while conversion is in progress, conversion is automatically restarted from the rising edge of the next cycle of the conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.2 Software trigger no-wait mode (select mode, one-shot conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> After the software counts up to the stabilization wait time ($1\ \mu\text{s} + 2$ cycles of the conversion clock (f_{AD})), the ADCS bit of the ADM0 register is set to 1 to perform the A/D conversion of the analog input specified by the analog input channel specification register (ADS).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result registers (ADCR, ADCRH, ADCR0, and ADCR0H), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the standby state.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the standby state.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby state, the A/D converter enters the stop state. In addition, A/D conversion does not start even if a hardware trigger is input while in the A/D conversion standby state.

Figure 12 - 19 Example of Software Select No-Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected while conversion is in progress, conversion is automatically restarted from the rising edge of the next cycle of the conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.3 Software trigger no-wait mode (scan mode, sequential conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> After the software counts up to the stabilization wait time (1 μ s + 2 cycles of the conversion clock (f_{AD})), the ADCS bit of the ADM0 register is set to 1 to perform A/D conversion on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR_n, ADCR_nH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated immediately after A/D conversion of the four channels ends. After A/D conversion of the four channels ends, the next A/D conversion of the specified channels automatically starts (until all four channels are finished).
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the standby state.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby state, the A/D converter enters the stop state.

Figure 12 - 20 Example of Software Trigger No-Wait Mode (Scan Mode, Sequential Conversion Mode) Operation Timing




Caution When <4> or <5> is detected while conversion is in progress, conversion is automatically restarted from the rising edge of the next cycle of the conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.4 Software trigger no-wait mode (scan mode, one-shot conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> After the software counts up to the stabilization wait time ($1\ \mu\text{s} + 2$ cycles of the conversion clock (f_{AD})), the ADCS bit of the ADM0 register is set to 1 to perform A/D conversion on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCR_n, ADCR_{nH}) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated immediately after A/D conversion of the four channels ends.
- <4> After A/D conversion of the four channels ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the standby state.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the standby state.
- <8> When ADCE is cleared to 0 while in the A/D conversion standby state, the A/D converter enters the stop state. In addition, A/D conversion does not start even if a hardware trigger is input while in the A/D conversion standby state.

Figure 12 - 21 Example of Software Trigger No-Wait Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected while conversion is in progress, conversion is automatically restarted from the rising edge of the next cycle of the conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.5 Software trigger wait mode (select mode, sequential conversion mode)

- <1> To shift to software trigger wait mode, the ADCE bit of A/D converter mode register 0 (ADM0) must be set to 0 (stop state).
- <2> If ADCS is set to 1 in the stop state, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS) (software trigger wait mode).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result registers (ADCR, ADCRH, ADCR0, and ADCR0H), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> Even if a hardware trigger is input during conversion operation, A/D conversion does not start.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the stop state.

Figure 12 - 22 Example of Software Trigger Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing




Caution When <4> or <5> is detected during conversion operation, conversion is restarted automatically after the stabilization wait time has passed since the rising edge of the next conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.6 Software trigger wait mode (select mode, one-shot conversion mode)

- <1> To shift to software trigger wait mode, the ADCE bit of A/D converter mode register 0 (ADM0) must be set to 0 (stop state).
- <2> If ADCS is set to 1 in the stop state, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS) (software trigger wait mode).
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result registers (ADCR, ADCRH, ADCR0, and ADCR0H), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop state.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is initialized.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the stop state.
- <8> When a hardware trigger is input during conversion operation, the trigger is not accepted.

Figure 12 - 23 Example of Software Trigger Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected during conversion operation, conversion is restarted automatically after the stabilization wait time has passed since the rising edge of the next conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.7 Software trigger wait mode (scan mode, sequential conversion mode)

- <1> To shift to software trigger wait mode, the ADCE bit of A/D converter mode register 0 (ADM0) must be set to 0 (stop state).
- <2> If ADCS is set to 1 in the stop state, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS) (software trigger wait mode).
A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCRn, ADCRnH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated immediately after A/D conversion of the four channels ends. After A/D conversion of the four channels ends, the next A/D conversion of the specified channels automatically starts.
- <4> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <6> When a hardware trigger is input during conversion operation, the trigger is not accepted.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the stop state.

Figure 12 - 24 Example of Software Trigger Wait Mode (Scan Mode, Sequential Conversion Mode) Operation Timing




Caution When <4> or <5> is detected during conversion operation, conversion is restarted automatically after the stabilization wait time has passed since the rising edge of the next conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.8 Software trigger wait mode (scan mode, one-shot conversion mode)

- <1> To shift to software trigger wait mode, the ADCE bit of A/D converter mode register 0 (ADM0) must be set to 0 (stop state).
- <2> If ADCS is set to 1 in the stop state, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS) (software trigger wait mode).
A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCRn, ADCRnH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated immediately after A/D conversion of the four channels ends.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop state.
- <5> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the stop state.
- <8> When a hardware trigger is input during conversion operation, the trigger is not accepted.

Figure 12 - 25 Example of Software Trigger Wait Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected during conversion operation, conversion is restarted automatically after the stabilization wait time has passed since the rising edge of the next conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.9 Hardware trigger no-wait mode (select mode, sequential conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> After the software counts up to the stabilization wait time ($1\ \mu\text{s} + 2$ cycles of the conversion clock (f_{AD})), the ADCS bit of the ADM0 register is set to 1 to place the A/D converter in the hardware trigger standby state (and conversion does not start at this stage). Note that, while in this state, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result registers (ADCR, ADCRH, ADCR0, and ADCR0H), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the standby state. However, the A/D converter does not stop in this state.
- <9> When ADCE is cleared to 0 while in the A/D conversion standby state, the A/D converter enters the stop state. When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 12 - 26 Example of Hardware Trigger No-Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected while conversion is in progress, conversion is automatically restarted from the rising edge of the next cycle of the conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.10 Hardware trigger no-wait mode (select mode, one-shot conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> After the software counts up to the stabilization wait time ($1\ \mu\text{s} + 2$ cycles of the conversion clock (f_{AD})), the ADCS bit of the ADM0 register is set to 1 to place the A/D converter in the hardware trigger standby state (and conversion does not start at this stage). Note that, while in this state, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while $\text{ADCS} = 1$, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS).
- <4> When A/D conversion ends, the conversion result is stored in the A/D conversion result registers (ADCR, ADCRH, ADCR0, and ADCR0H), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <5> After A/D conversion ends, the ADCS bit remains set to 1, and the A/D converter enters the standby state.
- <6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the standby state. However, the A/D converter does not stop in this state.
- <10> When ADCE is cleared to 0 while in the A/D conversion standby state, the A/D converter enters the stop state. When $\text{ADCS} = 0$, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 12 - 27 Example of Hardware Trigger No-Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected while conversion is in progress, conversion is automatically restarted from the rising edge of the next cycle of the conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.11 Hardware trigger no-wait mode (scan mode, sequential conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> After the software counts up to the stabilization wait time (1 μ s + 2 cycles of the conversion clock (f_{AD})), the ADCS bit of the ADM0 register is set to 1 to place the A/D converter in the hardware trigger standby state (and conversion does not start at this stage). Note that, while in this state, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <4> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCRn, ADCRnH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated immediately after A/D conversion of the four channels ends. After A/D conversion of the four channels ends, the next A/D conversion of the specified channels automatically starts.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the standby state. However, the A/D converter does not stop in this state.
- <9> When ADCE is cleared to 0 while in the A/D conversion standby state, the A/D converter enters the stop state. When ADCE = 0, specifying 1 for ADCS is ignored and A/D conversion does not start.

Figure 12 - 28 Example of Hardware Trigger No-Wait Mode (Scan Mode, Sequential Conversion Mode) Operation Timing



Caution When <4>, <5>, or <6> is detected while conversion is in progress, conversion is automatically restarted from the rising edge of the next cycle of the conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.12 Hardware trigger no-wait mode (scan mode, one-shot conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> After the software counts up to the stabilization wait time ($1\ \mu\text{s} + 2$ cycles of the conversion clock (f_{AD})), the ADCS bit of the ADM0 register is set to 1 to place the A/D converter in the hardware trigger standby state (and conversion does not start at this stage). Note that, while in this state, A/D conversion does not start even if ADCS is set to 1.
- <3> If a hardware trigger is input while ADCS = 1, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <4> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCRn, ADCRnH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated immediately after A/D conversion of the four channels ends.
- <5> After A/D conversion of the four channels ends, the ADCS bit remains set to 1, and the A/D converter enters the standby state.
- <6> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <7> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <8> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <9> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, and the A/D converter enters the standby state. However, the A/D converter does not stop in this state.
- <10> When ADCE is cleared to 0 while in the A/D conversion standby state, the A/D converter enters the stop state. When ADCS = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

The timing diagram illustrates the sequence of operations for the A/D converter. It shows the relationship between the ADCE control signal, hardware triggers, the ADCS status register, the ADS data registers, and the A/D conversion state. Below the waveforms are tables for the data registers (ADCR0-ADCR3) and the interrupt request signal (INTAD).

Key Events:

- <1> ADCE is set to 1.
- <2> ADCS is set to 1.
- <3> A hardware trigger is generated.
- A hardware trigger is generated during A/D conversion operation.
- ADCDS retains the value 1.
- <4> A/D conversion ends.
- Conversion is interrupted and restarts.
- <5> Conversion is interrupted and restarts.
- <6> Conversion is interrupted and restarts.
- <7> ADS is rewritten during A/D conversion operation.
- <8> ADCS is overwritten with 1 during A/D conversion operation.
- <9> ADCS is cleared to 0 during A/D conversion operation.
- The trigger is not acknowledged.


A/D conversion state	Stop state	Conversion standby	Data 0 (ANIO)	Data 1 (ANI1)	Data 2 (ANI2)	Data 3 (ANI3)	Conversion standby	Data 0 (ANIO)	Data 1 (ANI1)	Data 2 (ANI2)	Data 3 (ANI3)	Conversion standby	Data 0 (ANIO)	Data 1 (ANI1)	Data 4 (ANI4)	Data 5 (ANI5)	Data 6 (ANI6)	Data 7 (ANI7)	Conversion standby	Data 4 (ANI4)	Data 5 (ANI5)	Data 4 (ANI4)	Data 5 (ANI5)	Data 6 (ANI6)	Conversion standby	Stop state	
ADCR0 ADCR0H			Data 0 (ANIO)					Data 0 (ANIO)		Data 0 (ANIO)				Data 0 (ANIO)		Data 4 (ANI4)			Data 4 (ANI4)		Data 4 (ANI4)						
ADCR1 ADCR1H								Data 1 (ANI1)					Data 1 (ANI1)					Data 5 (ANI5)					Data 5 (ANI5)				
ADCR2 ADCR2H								Data 2 (ANI2)					Data 2 (ANI2)					Data 6 (ANI6)									
ADCR3 ADCR3H								Data 3 (ANI3)					Data 3 (ANI3)					Data 7 (ANI7)									
INTAD								An interrupt request signal is generated immediately after the fourth A/D conversion ends.										An interrupt request signal is generated immediately after the fourth A/D conversion ends.									

Caution	When <4>, <5>, or <6> is detected while conversion is in progress, conversion is automatically restarted from the rising edge of the next cycle of the conversion clock (f _{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.13 Hardware trigger wait mode (select mode, sequential conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the hardware trigger standby state.
- <2> If a hardware trigger is input while in the hardware trigger standby state, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result registers (ADCR, ADCRH, ADCR0, and ADCR0H), and the A/D conversion end interrupt request signal (INTAD) is generated. After A/D conversion ends, the next A/D conversion immediately starts. (At this time, no hardware trigger is necessary.)
- <4> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the A/D converter enters the hardware trigger standby state, and the A/D converter enters the stop state. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 12 - 30 Example of Hardware Trigger Wait Mode (Select Mode, Sequential Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected during conversion operation, conversion is restarted automatically after the stabilization wait time has passed since the rising edge of the next conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.14 Hardware trigger wait mode (select mode, one-shot conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the hardware trigger standby state.
- <2> If a hardware trigger is input while in the hardware trigger standby state, A/D conversion is performed on the analog input specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input.
- <3> When A/D conversion ends, the conversion result is stored in the A/D conversion result registers (ADCR, ADCRH, ADCR0, and ADCR0H), and the A/D conversion end interrupt request signal (INTAD) is generated.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop state.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the analog input respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is initialized.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the A/D converter enters the hardware trigger standby state, and the A/D converter enters the stop state. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 12 - 31 Example of Hardware Trigger Wait Mode (Select Mode, One-Shot Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected during conversion operation, conversion is restarted automatically after the stabilization wait time has passed since the rising edge of the next conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.15 Hardware trigger wait mode (scan mode, sequential conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> If a hardware trigger is input while in the hardware trigger standby state, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input. A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCRn, ADCRnH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated immediately after A/D conversion of the four channels ends. After A/D conversion of the four channels ends, the next A/D conversion of the specified channels automatically starts.
- <4> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <5> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <6> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <7> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the A/D converter enters the hardware trigger standby state, and the A/D converter enters the stop state. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 12 - 32 Example of Hardware Trigger Wait Mode (Scan Mode, Sequential Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected during conversion operation, conversion is restarted automatically after the stabilization wait time has passed since the rising edge of the next conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.6.16 Hardware trigger wait mode (scan mode, one-shot conversion mode)

- <1> In the stop state, the ADCE bit of A/D converter mode register 0 (ADM0) is set to 1, and the A/D converter enters the standby state.
- <2> If a hardware trigger is input while in the hardware trigger standby state, A/D conversion is performed on the four analog input channels specified by scan 0 to scan 3, which are specified by the analog input channel specification register (ADS). The ADCS bit of the ADM0 register is automatically set to 1 according to the hardware trigger input. A/D conversion is performed on the analog input channels in order, starting with that specified by scan 0.
- <3> A/D conversion is sequentially performed on the four analog input channels, the conversion results are stored in the A/D conversion result register (ADCRn, ADCRnH) each time conversion ends, and the A/D conversion end interrupt request signal (INTAD) is generated immediately after A/D conversion of the four channels ends.
- <4> After A/D conversion ends, the ADCS bit is automatically cleared to 0, and the A/D converter enters the stop state.
- <5> If a hardware trigger is input during conversion operation, the current A/D conversion is interrupted, and conversion restarts at the first channel. The partially converted data is discarded.
- <6> When the value of the ADS register is rewritten or overwritten during conversion operation, the current A/D conversion is interrupted, and A/D conversion is performed on the first channel respecified by the ADS register. The partially converted data is discarded.
- <7> When ADCS is overwritten with 1 during conversion operation, the current A/D conversion is interrupted, and conversion restarts. The partially converted data is discarded.
- <8> When ADCS is cleared to 0 during conversion operation, the current A/D conversion is interrupted, the A/D converter enters the hardware trigger standby state, and the A/D converter enters the stop state. When ADCE = 0, inputting a hardware trigger is ignored and A/D conversion does not start.

Figure 12 - 33 Example of Hardware Trigger Wait Mode (Scan Mode, One-Shot Conversion Mode) Operation Timing




Caution When <4>, <5>, or <6> is detected during conversion operation, conversion is restarted automatically after the stabilization wait time has passed since the rising edge of the next conversion clock (f_{AD}). The conversion time at the first conversion operation restarted is the same as that when there is A/D power supply stabilization wait time in software trigger wait mode or hardware trigger wait mode. (See Table 12 - 3 A/D Conversion Time Selection (3/8) and Table 12 - 3 A/D Conversion Time Selection (4/8).)

12.7 A/D Converter Setup Flowchart

The A/D converter setup flowchart in each operation mode is described below.

12.7.1 Setting up software trigger no-wait mode


Figure 12 - 34 Setting up Software Trigger No-Wait Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCRn or ADCRnH register.

12.7.2 Setting up software trigger wait mode


Figure 12 - 35 Setting up Software Trigger Wait Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCRn or ADCRnH register.

12.7.3 Setting up hardware trigger no-wait mode


Figure 12 - 36 Setting up Hardware Trigger No-Wait Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCRn or ADCRnH register.

12.7.4 Setting up hardware trigger wait mode


Figure 12 - 37 Setting up Hardware Trigger Wait Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCRn or ADCRnH register.

12.7.5 Example of using the ADC when selecting the temperature sensor output voltage or internal reference voltage, and software trigger no-wait mode and one-shot conversion mode


Figure 12 - 38 Setup When Temperature Sensor Output Voltage/Internal Reference Voltage Is Selected



Note Depending on the settings of the ADRCCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCRn or ADCRnH register.

12.7.6 Setting up test mode

Figure 12 - 39 Setting up Test Mode



Note Depending on the settings of the ADRCK bit and ADUL/ADLL register, there is a possibility of no interrupt signal being generated. In this case, the results are not stored in the ADCRn or ADCRnH register.

Caution For the procedure for testing the A/D converter, see 27.3.10 Testing of the A/D converter.

12.8 SNOOZE Mode Function

In the SNOOZE mode, A/D conversion is triggered by inputting a software trigger or a hardware trigger in the STOP mode. Normally, A/D conversion is stopped while in the STOP mode, but, by using the SNOOZE mode function, A/D conversion can be performed without operating the CPU. This is effective for reducing the operating current.

12.8.1 A/D conversion by inputting a software trigger


In the SNOOZE mode, A/D conversion is triggered by inputting a software trigger. A software trigger generated by the SNOOZE mode sequencer (SMS) is used as an input trigger for AD conversion.

When performing A/D conversion by inputting a software trigger in SNOOZE mode, only the following four conversion modes can be used.

- Software trigger wait mode (select mode, one-shot conversion mode)
- Software trigger wait mode (select mode, sequential conversion mode)
- Software trigger wait mode (scan mode, one-shot conversion mode)
- Software trigger wait mode (scan mode, sequential conversion mode)

Caution The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock or medium-speed on-chip oscillator clock is selected for fCLK.

Figure 12 - 40 Block Diagram When Using SNOOZE Mode Function (in Software Trigger Wait Mode)



When using the SNOOZE mode function, the initial setting of each register is specified before switching to the STOP mode (for details about these settings, see **12.7.2 Setting up software trigger wait mode**).

If a software trigger (ADCS = 1) is input after switching to the STOP mode, the high-speed on-chip oscillator clock is supplied to the A/D converter. After supplying this clock, the A/D converter automatically counts up to the A/D power supply stabilization wait time, and then A/D conversion starts.

Note Clear the setting of the A/D conversion result comparison function (ADRCK bit and ADUL/ADLL register) to the initial value, and specify settings so that an interrupt signal is generated each time conversion is completed.


- One-shot conversion mode (select/scan)

When the STOP instruction is executed after the A/D conversion is completed and the interrupt request signal (INTAD) is generated, the supplied clock can be stopped.

- Sequential conversion mode (select/scan)

When ADCS is written with 0 after the A/D conversion is completed and the interrupt request signal (INTAD) is generated, the sequential conversion mode is stopped. After that, when the STOP instruction is executed after 2 cycles of the conversion clock (fAD) have elapsed, the supplied clock can be stopped.

Figure 12 - 41 Flowchart for Setting up SNOOZE Mode (Software Trigger)



Note 1. Clear the ADRCK bit and ADUL/ADLL register to the initial value in the initial setting, and specify settings so that an interrupt request signal (INTAD) is generated each time A/D conversion is completed.

Note 2. Sequential conversion mode requires the end processing. Write 0 to ADCS after INTAD is generated. Then, after 2 cycles of the conversion clock (f_{AD}) have elapsed, the STOP instruction can be executed.

Note 3. If a software trigger is input after the STOP instruction, A/D conversion operation is again performed in the SNOOZE mode.

12.8.2 A/D conversion by inputting a hardware trigger

In the SNOOZE mode, A/D conversion is triggered by inputting a hardware trigger.


When performing A/D conversion by inputting a hardware trigger in SNOOZE mode, only the following two conversion modes can be used.

- Hardware trigger wait mode (select mode, one-shot conversion mode)
- Hardware trigger wait mode (scan mode, one-shot conversion mode)

If the A/D conversion result range is specified using the ADUL and ADLL registers, A/D conversion results can be judged at a certain interval of time. Using this function enables power supply voltage monitoring and input key judgment based on A/D inputs.

Caution The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock or medium-speed on-chip oscillator clock is selected for fCLK.

Figure 12 - 42 Block Diagram When Using SNOOZE Mode Function (in Hardware Trigger Wait Mode)



When using the SNOOZE mode function, the initial setting of each register is specified before switching to the STOP mode (for details about these settings, see **Figure 12 - 45 Flowchart for Setting up SNOOZE Mode (Hardware Trigger)**). Just before moving to STOP mode, set bit 2 (AWC) of A/D converter mode register 2 (ADM2) to 1. After the initial settings are specified, set bit 0 (ADCE) of A/D converter mode register 0 (ADM0) to 1.

If a hardware trigger is input after switching to the STOP mode, the high-speed on-chip oscillator clock is supplied to the A/D converter. After supplying this clock, the A/D converter automatically counts up to the A/D power supply stabilization wait time, and then A/D conversion starts.

The SNOOZE mode operation after A/D conversion ends differs depending on whether an interrupt signal is generated^{Note}.

Note Depending on the setting of the A/D conversion result comparison function (ADRCK bit, ADUL/ADLL register), there is a possibility of no interrupt signal being generated.

Caution Select the hardware trigger signal from among the realtime clock interrupt signal (INTRTC), 32-bit interval timer interrupt signal (INTITL), and event input from the ELCL.

(1) If an interrupt is generated after A/D conversion ends

If the A/D conversion result value is inside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is generated.


- While in the select mode

When A/D conversion ends and an A/D conversion end interrupt request signal (INTAD) is generated, the A/D converter returns to normal operation mode from SNOOZE mode. At this time, be sure to clear bit 2 (AWC = 0: SNOOZE mode release) of the A/D converter mode register 2 (ADM2). If the AWC bit is left set to 1, A/D conversion will not start normally in the subsequent SNOOZE or normal operation mode.

- While in the scan mode

If even one value of the A/D conversion results of the four channels falls within the range specified by the A/D conversion result comparison function, and A/D conversion end interrupt request signal (INTAD) is generated, the A/D converter switches from the SNOOZE mode to the normal operation mode. At this time, be sure to clear bit 2 (AWC = 0: SNOOZE mode release) of the A/D converter mode register 2 (ADM2). If the AWC bit is left set to 1, A/D conversion will not start normally in the subsequent SNOOZE or normal operation mode.

Figure 12 - 43 Operation Example When Interrupt Is Generated After A/D Conversion Ends (While in Scan Mode)



(2) If no interrupt is generated after A/D conversion ends

If the A/D conversion result value is outside the range of values specified by the A/D conversion result comparison function (which is set up by using the ADRCK bit and ADUL/ADLL register), the A/D conversion end interrupt request signal (INTAD) is not generated.

- While in the select mode

If the A/D conversion end interrupt request signal (INTAD) is not generated after A/D conversion ends, the clock request signal (an internal signal) is automatically set to the low level, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, A/D conversion work is again performed in the SNOOZE mode.

- While in the scan mode

If the A/D conversion result values of the four channels do not fall within the range specified by the A/D conversion result comparison function even once, and the A/D conversion end interrupt request signal (INTAD) is not generated, the clock request signal (an internal signal) is automatically set to the low level after A/D conversion of the four channels ends, and supplying the high-speed on-chip oscillator clock stops. If a hardware trigger is input later, A/D conversion work is again performed in the SNOOZE mode.

Figure 12 - 44 Operation Example When No Interrupt Is Generated After A/D Conversion Ends (While in Scan Mode)





Figure 12 - 45 Flowchart for Setting up SNOOZE Mode (Hardware Trigger)



Note 1. If the A/D conversion end interrupt request signal (INTAD) is not generated depending on the settings of the ADRCK bit and ADUL and ADLL registers, the result is not stored in the ADCRn or ADCRnH register. The A/D converter enters the STOP mode again. If a hardware trigger is input later, A/D conversion operation is again performed in the SNOOZE mode.

Note 2. If the AWC bit is left set to 1, A/D conversion will not start normally in the subsequent SNOOZE or normal operation mode. Be sure to clear the AWC bit to 0.

12.9 How to Read A/D Converter Characteristics Table

Here, special terms unique to the A/D converter are explained.

(1) Resolution

This is the minimum analog input voltage that can be identified. That is, the percentage of the analog input voltage per bit of digital output is called 1LSB (Least Significant Bit). The percentage of 1LSB with respect to the full scale is expressed by %FSR (Full Scale Range).

1LSB is as follows when the resolution is 12 bits.

$$\begin{aligned} 1 \text{ LSB} &= 1/2^{12} = 1/4096 \\ &\approx 0.024 \% \text{FSR} \end{aligned}$$

Accuracy has no relation to resolution, but is determined by overall error.

(2) Overall error

This shows the maximum error value between the actual measured value and the theoretical value.

Zero-scale error, full-scale error, integral linearity error, differential linearity errors, and combinations of these express the overall error.

Note that the quantization error is not included in the overall error in the characteristics table.

(3) Quantization error

When analog values are converted to digital values, a $\pm 1/2\text{LSB}$ error naturally occurs. In an A/D converter, an analog input voltage in a range of $\pm 1/2\text{LSB}$ is converted to the same digital code, so a quantization error cannot be avoided.

Note that the quantization error is not included in the overall error, zero-scale error, full-scale error, integral linearity error, and differential linearity error in the characteristics table.

Figure 12 - 46 Overall Error





Figure 12 - 47 Quantization Error



(4) Zero-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value ($1/2LSB$) when the digital output changes from 0.....000 to 0.....001.

If the actual measurement value is greater than the theoretical value, it shows the difference between the actual measurement value of the analog input voltage and the theoretical value ($3/2LSB$) when the digital output changes from 0.....001 to 0.....010.

(5) Full-scale error

This shows the difference between the actual measurement value of the analog input voltage and the theoretical value (Full-scale – $3/2LSB$) when the digital output changes from 1.....110 to 1.....111.

(6) Integral linearity error

This shows the degree to which the conversion characteristics deviate from the ideal linear relationship. It expresses the maximum value of the difference between the actual measurement value and the ideal straight line when the zero-scale error and full-scale error are 0.

(7) Differential linearity error

While the ideal width of code output is 1LSB, this indicates the difference between the actual measurement value and the ideal value of the width of output code.

Figure 12 - 48 Zero-Scale Error




Figure 12 - 49 Full-Scale Error




Figure 12 - 50 Integral Linearity Error





Figure 12 - 51 Differential Linearity Error




(8) Conversion time

This expresses the time from the start of sampling to when the digital output is obtained.

The sampling time is included in the conversion time in the characteristics table.

(9) Sampling time

This is the time the analog switch is turned on for the analog voltage to be sampled by the sample & hold circuit.



12.10 Points for Caution when the A/D Converter is to be Used

(1) Operating current in STOP mode

Shift to STOP mode after stopping the A/D converter (by setting bit 7 (ADCS) of A/D converter mode register 0 (ADM0) to 0). The operating current can be reduced by setting bit 0 (ADCE) of the ADM0 register to 0 at the same time.

To restart from the standby state, clear bit 0 (ADIF) of interrupt request flag register 1H (IF1H) to 0 and start operation.

(2) Input range of ANI0 to ANI14 and ANI16 to ANI26 pins

Observe the rated range of the ANI0 to ANI14 and ANI16 to ANI26 pins input voltage. If a voltage exceeding VDD and AVREFP or a voltage lower than VSS and AVREFM (even in the range of absolute maximum ratings) is input to an analog input channel, the converted value of that channel becomes undefined. In addition, the converted values of the other channels may also be affected.

When internal reference voltage is selected as the reference voltage for the + side of the A/D converter, do not input a voltage equal to or higher than the internal reference voltage to a pin selected by the ADS register. However, it is no problem that a voltage equal to or higher than the internal reference voltage is input to a pin not selected by the ADS register.

Caution For details about the internal reference voltage, see CHAPTER 37 ELECTRICAL CHARACTERISTICS
TA = -40 to +105°C.

(3) Conflicting operations

<1> Conflict between the write access to the A/D conversion result register (ADCRn or ADCRnH) upon the end of conversion and the read access to the ADCRn or ADCRnH register by instruction

The ADCRn or ADCRnH register read has priority. After the read operation, the new conversion result is written to the ADCRn or ADCRnH registers.

<2> Conflict between the write access to the ADCRn or ADCRnH register upon the end of conversion, the write access to the A/D converter mode register 0 (ADM0), and the write access to the analog input channel specification register (ADS)

The ADM0 and ADS registers write has priority. The ADCRn and ADCRnH registers write is not performed, nor is the conversion end interrupt signal (INTAD) generated.

(4) Noise countermeasures

To maintain the 12-bit/10-bit resolution, attention must be paid to noise input to the AVREFP, VDD, ANI0 to ANI14, and ANI16 to ANI26 pins.


<1> Connect a capacitor with a low equivalent resistance and a good frequency response (capacitance of about 0.1 μF) via the shortest possible run of relatively thick wiring to the VDD and AVREFP pins.

<2> The higher the output impedance of the analog input source, the greater the influence. To reduce the noise, connecting an external capacitor as shown in **Figure 12 - 52** is recommended.

<3> Do not switch these pins with other pins during conversion.

<4> The accuracy is improved if the HALT mode is set immediately after the start of conversion.

Figure 12 - 52 Connections of VDD, AVREFP, and Analog Input Pins



(5) Analog input (ANLxx) pins

<1> The analog input pins (ANI0 to ANI14 and ANI16 to ANI26) are also used as input port pins (P02, P03, P20 to P27, P35 to P37, P100, P115 to P117, P120, P147, and P150 to P156). When A/D conversion is performed with any of the ANI0 to ANI14 and ANI16 to ANI26 pins selected, do not change to output value P02, P03, P20 to P27, P35 to P37, P100, P115 to P117, P120, P147, and P150 to P156 while conversion is in progress; otherwise the conversion resolution may be degraded.

<2> If a pin adjacent to a pin that is being A/D converted is used as a digital I/O port pin, the A/D conversion result might differ from the expected value due to a coupling noise. Be sure to avoid the input or output of digital signals and signals with similarly sharp transitions during conversion.

(6) Input impedance of analog input (ANLxx) pins

This A/D converter charges a sampling capacitor for sampling during sampling time.

Therefore, only a leakage current flows when sampling is not in progress, and a current that charges the capacitor flows during sampling. Consequently, the input impedance fluctuates depending on whether sampling is in progress.

To make sure that sampling is effective, however, we recommend using the converter with analog input sources that have output impedances no greater than 1 k Ω . If a source has a higher output impedance, lengthen the sampling time or connect a larger capacitor (with a value of about 0.1 μ F) to the pin from among ANI0 to ANI14 and ANI16 to ANI26 to which the source is connected (see **Figure 12 - 52**). The sampling capacitor may be being charged while the setting of the ADCS bit is 0 and immediately after sampling is restarted and so is not defined at these times. Accordingly, the state of conversion is undefined after charging starts in the next round of conversion after the value of the ADCS bit has been 1 or when conversion is repeated. Thus, to secure full charging regardless of the size of fluctuations in the analog signal, ensure that the output impedances of the sources of analog inputs are low or secure sufficient time for the completion of sampling.


(7) Interrupt request flag (ADIF)

The interrupt request flag (ADIF) is not cleared even if the analog input channel specification register (ADS) is changed.

Therefore, if an analog input pin is changed during A/D conversion, the A/D conversion result and ADIF flag for the pre-change analog input may have been set before the ADS register is rewritten. When reading the ADIF flag immediately after rewriting to the ADS register, note that the ADIF flag is set although A/D conversion for the post-change analog input has not ended.

When A/D conversion is stopped and then resumed, clear ADIF flag before the A/D conversion operation is resumed.

Figure 12 - 53 Timing of A/D Conversion End Interrupt Request Generation



(8) Conversion results just after A/D conversion start

While in the software trigger no-wait mode or hardware trigger no-wait mode, the first A/D conversion value immediately after A/D conversion starts may not fall within the rating range if the ADCS bit is set to 1 within $1\ \mu\text{s} + 2$ cycles of the conversion clock (f_{AD}) after the ADCE bit was set to 1. Take measures such as polling the A/D conversion end interrupt request signal (INTAD) and removing the first conversion result.


(9) A/D conversion result register (ADCRn, ADCRnH) read operation

When a write operation is performed to A/D converter mode register 0 (ADM0), analog input channel specification register (ADS), or port mode control registers (PMCAxx, PMCTxx, PMCExx), the contents of the ADCRn and ADCRnH registers may become undefined. After the completion of conversion, read the conversion result before writing to the ADM0, ADS, PMCAxx, PMCTxx, or PMCExx register; otherwise, an incorrect conversion result may be read.

(10) Internal equivalent circuit

The equivalent circuit of the analog input block is shown below.

Figure 12 - 54 Internal Equivalent Circuit of ANIxx Pin



<R> Table 12 - 4 Resistance and Capacitance Values of Equivalent Circuit (Reference Values)

AVREFP, VDD	ANIxx pin	R1 [kΩ]	C1 [pF]	C2 [pF]
$2.4\text{ V} \leq V_{DD} \leq 5.5\text{ V}$	ANI0 to ANI14	11	8	9
	ANI16 to ANI26	12	8	10
$1.8\text{ V} \leq V_{DD} < 2.4\text{ V}$	ANI0 to ANI14	55	8	9
	ANI16 to ANI26	60	8	10
$1.6\text{ V} \leq V_{DD} < 1.8\text{ V}$	ANI0 to ANI14	110	8	9
	ANI16 to ANI26	120	8	10

Remark The resistance and capacitance values shown in **Table 12 - 4** are not guaranteed values.

(11) Starting the A/D converter

Start the A/D converter after the AVREFP and VDD voltages stabilize.

CHAPTER 13 D/A CONVERTER (DAC)

The number of channels of the D/A converter (DAC) depends on the product.

Table 13 - 1 Output Pins of D/A Converter

D/A Output Pins	30-pin	32- to 128-pin
ANO0	√	√
ANO1	—	√

13.1 Functions of D/A Converter

The D/A converter is an 8-bit resolution converter that converts digital inputs into analog signals. It is used to control analog outputs for two independent channels (ANO0, ANO1).

The D/A converter has the following features.


- 8-bit resolution × 2 channels
- R-2R ladder method
- Output analog voltage
 - 8-bit resolution: $V_{DD} \times m8/256$ (m8: Value set to DACSi register)
- Operation mode
 - Normal mode
 - Realtime output mode

Remark $i = 0, 1$

13.2 Configuration of D/A Converter

Figure 13 - 1 shows the block diagram of D/A converter.

Figure 13 - 1 Block Diagram of D/A Converter



13.3 Registers to Control the D/A Converter

The following registers are used to control the D/A converter.

- Peripheral enable register 1 (PER1)
- Peripheral reset control register 1 (PRR1)
- D/A converter mode register (DAM)
- D/A conversion value setting register i (DACSi) (i = 0, 1)
- Output signal select registers n (ELOSELn) (n = 0 to 7)
- Output signal enable register (ELOENCTL)
- Port mode registers (PMxx)
- Port mode control A registers (PMCAxx)

13.3.1 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

If the D/A converter is to be used, be sure to set bit 7 (DACEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 13 - 2 Format of Peripheral Enable Register 1 (PER1)

Address: F00FAH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER1	DACEN	SMSSEN	CMPEN	TML32EN	DTCEN	UATEN	REMCEN	CTSUN
	DACEN	Control of supply of an input clock to the D/A converter						
	0	Stops supply of an input clock. • The SFRs used by the D/A converter cannot be written. • When an SFR used by the D/A converter is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the D/A converter can be read and written.						

Caution 1. When setting the D/A converter, be sure to set DACEN to 1 first.

If DACEN = 0, writing to the registers which control the D/A converter is ignored, and the value read is 00H (except for port mode register 2 (PM2) and port register 2 (P2)).

Caution 2. The functions mounted depend on the product. For details on the PER1 register, see CHAPTER 6 CLOCK GENERATOR.

13.3.2 Peripheral reset control register 1 (PRR1)

The PRR1 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

To place the D/A converter in the reset state, be sure to set bit 7 (DACRES) of this register to 1.

The PRR1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 13 - 3 Format of Peripheral Reset Control Register 1 (PRR1)

Address: F00FBH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	3	2	<1>	<0>
PRR1	DACRES	SMSRES	CMPRES	TML32RES	0	0	REMCRES	CTSURES
	DACRES	Control resetting of the D/A converter						
	0	The D/A converter is released from the reset state.						
	1	The D/A converter is in the reset state. The SFRs for use with the D/A converter are initialized.						

Caution 1. Be sure to clear bits 3 and 2 to 0.

Caution 2. The functions mounted depend on the product. For details on the PRR1 register, see CHAPTER 24 RESET FUNCTION.

13.3.3 D/A converter mode register (DAM)

This register controls the operation of the D/A converter.

The DAM register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 13 - 4 Format of D/A Converter Mode Register (DAM)

Address: F0332H

After reset: 00H

R/W: R/W

Symbol	7	6	<5>	<4>	3	2	1	0
DAM	0	0	DACE1	DACE0	0	0	DAMD1	DAMD0

DACEi	D/A conversion operation control
0	Stops D/A conversion operation
1	Enables D/A conversion operation

DAMD _i	D/A converter operation mode selection
0	Normal mode
1	Realtime output mode

Remark i = 0, 1

13.3.4 D/A conversion value setting register i (DACS_i) (i = 0, 1)

This register is used to set the analog voltage value to be output to the ANO0 and ANO1 pins when the D/A converter is used.

The DACS_i register can be read by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 13 - 5 Format of D/A Conversion Value Setting Register i (DACS_i) (i = 0, 1)

Address: F0330H (DACS0), F0331H (DACS1)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
DACS _i	DACS _i 7	DACS _i 6	DACS _i 5	DACS _i 4	DACS _i 3	DACS _i 2	DACS _i 1	DACS _i 0

Remark The relation between the resolution and analog output voltage (VANO_i) of the D/A converter are as follows.

$$VANO_i = V_{DD} \times (DACS_i) / 256$$

When the D/A converter is not used, set the DACE_i bit to 0 (output disable) and set the DACS_i register to 00H to prevent current from flowing into the R-2R resistor ladder to reduce unnecessary current consumption.

13.3.5 Registers controlling the event output from the logic and event link controller

When the realtime output mode of the D/A converter is used, D/A conversion is performed using an event signal from the logic and event link controller as an activation trigger.

For details, see **20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7)** and **20.3.24 Output signal enable register (ELOENCTL)**.

13.3.6 Registers controlling port functions of analog input pins

Set the registers (port mode register (PMxx) and port mode control A register (PMCAxx)) that control the port functions shared with the analog output of the D/A converter. For details, see **4.3.1 Port mode registers (PMxx)** and **4.3.7 Port mode control A registers (PMCAxx)**.

When using the ANO0 and ANO1 pins for analog output of the D/A converter, set the port mode register (PMxx) bit corresponding to each port to 1, and specify analog output using the port mode control A register (PMCAxx).

13.4 Operations of D/A Converter

13.4.1 Operation in normal mode

D/A conversion is performed using write operation to the DACSi register as the trigger.

The setting method is described below.

- <1> Set the DACEN bit of the PER1 register (peripheral enable register 1) to 1 to start the supply of the input clock to the D/A converter.
- <2> Use the PMCA register (port mode control A register) to set the ports to analog pins.
- <3> Set the DAMDi bit of the DAM register (D/A converter mode register) to 0 (normal mode).
- <4> Set the analog voltage value to be output to the ANOi pin to the DACSi register (D/A conversion value setting register i).

Steps <1> and <4> above constitute the initial settings.

- <5> Set the DACEi bit of the DAM register to 1 (D/A conversion enable).
D/A conversion starts, and then, after the settling time elapses, the analog voltage set in step <4> is output to the ANOi pin.
- <6> To perform subsequent D/A conversions, write to the DACSi register.

The previous D/A conversion result is held until the next D/A conversion is performed.

When the DACEi bit of the DAM register is set to 0 (D/A conversion operation stop), D/A conversion stops.

- Caution 1.** Even if 1, 0, and then 1 is set to the DACEi bit, the analog voltage set by the DACSi register is output to the ANOi pin when a settling time has elapsed after 1 is set for the last time.
- Caution 2.** If the DACSi register is rewritten during the settling time, D/A conversion is aborted and reconversion by using the rewritten values starts.
- Caution 3.** Set the DACRES bit of the PRR1 register to 1 to initialize all circuits of the D/A converter.

Remark i = 0, 1

13.4.2 Operation in realtime output mode

D/A conversion is performed on each channel using the event signals from the ELCL as triggers. The setting method is described below.

- <1> Set the DACRES bit of the PRR1 register (peripheral reset control register 1) to 0 to release the D/A converter from the reset state.
- <2> Set the DACEN bit of the PER1 register (peripheral enable register 1) to 1 to start the supply of the input clock to the D/A converter.
- <3> Use the PMCA register (port mode control A register) to set the ports to analog pins.
- <4> Set the DAMDi bit of the DAM register (D/A converter mode register) to 0 (normal mode).
- <5> Set the analog voltage value to be output to the ANOi pin to the DACSi register (D/A conversion value setting register i).
- <6> Set the DACEi bit of the DAM register to 1 (D/A conversion enable).
D/A conversion starts, and then, after the settling time elapses, the analog voltage set in step <3> is output to the ANOi pin.
- <7> Use the registers (ELOSELn and ELOENCTL) that control the event signal output from the logic and event link controller to set the trigger signal for use in realtime output mode.
- <8> Set the DAMDi bit of the DAM register to 1 (realtime output mode).
- <9> Start the operation of the event source.

Steps <1> to <9> above constitute the initial settings.

- <10> Upon generation of the trigger signals used for realtime output mode, D/A conversion starts and the analog voltage set in step <5> will be output to the ANOi pin after a settling time has elapsed.
Set the analog voltage value to be output to the ANOi pin, to the DACSi register before performing the next D/A conversion (trigger signal used for realtime output mode is generated).

Set the analog voltage value to be output to the ANOi pin, to the DACSi register before performing the next D/A conversion (trigger signal used for realtime output mode is generated).


When the DACEi bit of the DAM register is set to 0 (D/A conversion operation stop), D/A conversion stops.

- Caution 1.** Even if 1, 0, and then 1 is set to the DACEi bit, the analog voltage set by the DACSi register is output to the ANOi pin when a settling time has elapsed after 1 is set for the last time.
- Caution 2.** Set the interval between each generation of the trigger signal used for realtime output mode of the same channel to longer than the settling time. If a trigger signal used for realtime output mode is generated during the settling time, D/A conversion is aborted and reconversion starts.
- Caution 3.** Set the interval between each generation of the trigger signal used for realtime output mode of the same channel to longer than the three clocks of fCLK. When a trigger is generated consecutively at intervals of three or fewer fCLK clock cycles, D/A conversion is performed using only the first trigger.
- Caution 4.** Set the DACRES bit of the PRR1 register to 1 to initialize all circuits of the D/A converter.

13.4.3 Timing for outputting D/A conversion value

Figure 13 - 6 shows the timing for outputting D/A conversion value.

Figure 13 - 6 Timing for Outputting D/A Conversion Value



Remark $i = 0, 1$

- Normal mode and realtime output mode (when conversion operation is disabled)
The value is written to the data latch after one cycle of the operating clock when the DACSi register is written.
- Realtime output mode (when conversion operation is enabled)
The value is written to the data latch (output from the ANOi pin) after three cycles of the operating clock when the event signal from the ELCL is accepted.

13.5 Points for Caution when the D/A Converter is to be Used

Observe the following cautions when using the D/A converter.

- (1) The digital port I/O function, which is the alternate function of the ANO0 and ANO1 pins, does not operate if the ports are set to analog pins by using the PMCA (port mode control A register).
When the P2 register is read while the ports are set to analog pins by using the PMCA register, 0 is read in the input mode and the set value of the P2 register is read in the output mode. If the digital output mode is set, no output data is output to pins.
- (2) The operation of the D/A converter continues in the HALT and STOP modes. To lower the power consumption, therefore, clear the DACEi bit to 0, and execute the HALT or STOP instruction after stopping the operation of the D/A converter.

Remark i = 0, 1

- (3) To stop the realtime output mode (including when changing to normal mode), one of the following procedures must be used:
 - Wait for at least three clocks after stopping the trigger output source and then set bits DACEi and DAMDi to 0.
 - After setting bits DACEi and DAMDi, set the DACEN bit of the PER1 register to 0 (stopping supply of the input clock to the DAC).

Note that setting the DACEN bit to 0 does not initialize the D/A converter.
Use bit 7 (DACRES) of PRR1 to initialize the D/A converter and its SFRs.
- (4) When D/A conversion operation is enabled, do not perform A/D conversions from the analog input pins multiplexed with the ANO0 and ANO1 pins.
- (5) In realtime output mode, set the value of the DACSi register before a trigger signal used for realtime output mode is generated. Do not change the set value of the DACSi register while the trigger signal is output.
- (6) Since the output impedance of the D/A converter is high, no current can be taken out from the ANO0 or ANO1 pin. If the input impedance of the load is low, insert a follower amplifier between the load and the ANO0 and ANO1 pins before use. In addition, the wiring length between the follower amplifier and the load must be as short as possible due to the high output impedance. If the wiring length is long, take measures such as placing a ground pattern around the wiring area.
- (7) When entering STOP mode while realtime output mode is enabled, disable linking of ELC events before entering STOP mode.

CHAPTER 14 COMPARATOR (CMP)

14.1 Functions of Comparator

The comparator has the following functions.


- Comparator high-speed mode, or comparator low-speed mode can be selected.
- The external reference voltage input and the internal reference voltage **Note** or D/A converter output **Note** are selectable as the reference voltage.
- The canceling width of the noise canceling digital filter can be selected.
- An interrupt signal can be generated by detecting an active edge of the comparator output.
- An event signal can be output to the logic and event link controller (ELCL) by detecting an active edge of the comparator output.

Note The internal reference voltage and D/A converter output 0 are selectable for comparators 0 and 1, respectively.

14.2 Configuration of Comparator

Figure 14 - 1 shows the Comparator Block Diagram.

Figure 14 - 1 Comparator Block Diagram



14.3 Registers to Control the Comparator

The following registers are used to control the comparator.

- Peripheral enable register 1 (PER1)
- Peripheral reset control register 1 (PRR1)
- Comparator mode setting register (COMPMDR)
- Comparator filter control register (COMPFIR)
- Comparator output control register (COMPOCR)
- Port mode control A registers (PMCAxx)
- Port mode registers (PMxx)
- Port registers (Pxx)

14.3.1 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

If the comparator is to be used, be sure to set bit 5 (CMPEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 14 - 2 Format of Peripheral Enable Register 1 (PER1)

Address: F00FAH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER1	DACEN	SMSSEN	CMPEN	TML32EN	DTCEN	UTAEN	REMCEN	CTSUN
	Control of supply of an input clock to the comparator							
	0	Stops supply of an input clock. • The SFRs used by the comparator cannot be written. • When an SFR used by the comparator is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the comparator can be read and written.						

Caution When setting the comparator, be sure to set the CMPEN bit to 1 first.

If CMPEN = 0, writing to the registers which control the comparator is ignored (except for port mode control A registers 1, 2, 12, 14 (PMCA1, PMCA2, PMCA12, PMCA14), port mode registers 1, 2, 3, 12, 14 (PM1, PM2, PM3, PM12, PM14), and port registers 1, 2, 3, 12, 14 (P1, P2, P3, P12, P14)).

14.3.2 Peripheral reset control register 1 (PRR1)

The PRR1 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

To place the comparator in the reset state, be sure to set bit 5 (CMPRES) of this register to 1.

The PRR1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 14 - 3 Format of Peripheral Reset Control Register 1 (PRR1)

Address: F00FBH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	3	2	<1>	<0>
PRR1	DACRES	SMSRES	CMPRES	TML32RES	0	0	REMCRES	CTSURES
	CMPRES	Control resetting of the comparator						
	0	The comparator is released from the reset state.						
	1	The comparator is in the reset state. • The SFRs for use with the comparator are initialized.						

Caution 1. Be sure to set bits 2 and 3 to 0.

Caution 2. The functions that are mounted depend on the product. For details on the PRR1 register, see the description in CHAPTER 24 RESET FUNCTION.

14.3.3 Comparator mode setting register (COMPMDR)

The COMPMDR register is used to make the various settings of comparators 0 and 1, such as selection of the reference voltage, starting or stopping comparing operation, and also indicates the results of comparison.

The COMPMDR register can be set by a 1-bit or 8-bit memory manipulation instruction. Note that the CnMON bit is read-only.

The value of this register is 00H following a reset.

Figure 14 - 4 Format of Comparator Mode Setting Register (COMPMDR)

Address: F0340H

After reset: 00H

R/W: R/W

Symbol	7	6	5	<4>	3	2	1	<0>
COMPMDR	C1MON	C1VRF	C1LVL	C1ENB	C0MON	C0VRF	C0LVL	C0ENB
C1MON	Comparator 1 monitor flag ^{Notes 1, 2}							
0	IVCMP1 < comparator 1 reference voltage (IVREF1 or D/A converter output 0)							
1	IVCMP1 > comparator 1 reference voltage (IVREF1 or D/A converter output 0)							
C1VRF	Selection of comparator 1 reference voltage							
0	Supply through the IVREF1 pin							
1	Supply through D/A converter output 0							
C1LVL	Selection of comparator 1 reference voltage range							
0	0 to VDD - 1.4 V							
1	1.4 V to VDD							
C1ENB	Comparator 1 operation enable							
0	Comparator 1 operation disabled							
1	Comparator 1 operation enabled							
C0MON	Comparator 0 monitor flag ^{Notes 1, 2}							
0	IVCMP0 < comparator 0 reference voltage (IVREF0 or internal reference voltage)							
1	IVCMP0 > comparator 0 reference voltage (IVREF0 or internal reference voltage)							
C0VRF	Selection of comparator 0 reference voltage ^{Note 3}							
0	Supply through the IVREF0 pin							
1	Supply through the internal reference voltage							
C0LVL	Selection of comparator 0 reference voltage range ^{Note 3}							
0	0 to VDD - 1.4 V							
1	1.4 V to VDD							
C0ENB	Comparator 0 operation enable							
0	Comparator 0 operation disabled							
1	Comparator 0 operation enabled							

(Notes are listed on the next page.)

- Note 1.** The initial value is 0 immediately after a reset is released. However, the value is undefined when C0ENB is set to 0 and C1ENB is set to 0 after operation of the comparator is enabled once.
- Note 2.** Bits 7 and 3 are read-only. The value written to these bits is ignored.
- Note 3.** When the internal reference voltage (C0VRF = 1) is to be used as the comparator 0 reference voltage, C0LVL = 0 and $V_{DD} \geq (\text{internal reference voltage (max.)} + 1.4 \text{ V})$ must be satisfied.

14.3.4 Comparator filter control register (COMPFIR)

The COMPFIR register is used to select the valid edge for use with the comparator interrupt signals and whether or not to use the digital filter. If rejecting noise is required, set the CnFCK1 and CnFCK0 bits to enable the digital filters. While a digital filter is enabled, the filter conveys the input level after detecting matches for three cycles of the sampling clock for use with the filter.

The COMPFIR register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 14 - 5 Format of Comparator Filter Control Register (COMPFIR)

Address: F0341H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
COMPFIR	C1EDG	C1EPO	C1FCK1	C1FCK0	C0EDG	C0EPO	C0FCK1	C0FCK0
C1EDG								
Comparator 1 edge detection selection Note 1								
0								
Interrupt request by comparator 1 one-edge detection								
1								
Interrupt request by comparator 1 both-edge detection								
C1EPO								
Comparator 1 edge polarity switching Note 1								
0								
Interrupt request at comparator 1 rising edge								
1								
Interrupt request at comparator 1 falling edge								
C1FCK1 C1FCK0								
Comparator 1 filter selection Notes 1, 3								
0 0								
No comparator 1 filter								
0 1								
Comparator 1 filter enabled, sampling at fCLK								
1 0								
Comparator 1 filter enabled, sampling at fCLK/8								
1 1								
Comparator 1 filter enabled, sampling at fCLK/32								
C0EDG								
Comparator 0 edge detection selection Note 2								
0								
Interrupt request by comparator 0 one-edge detection								
1								
Interrupt request by comparator 0 both-edge detection								
C0EPO								
Comparator 0 edge polarity switching Note 2								
0								
Interrupt request at comparator 0 rising edge								
1								
Interrupt request at comparator 0 falling edge								
C0FCK1 C0FCK0								
Comparator 0 filter selection Notes 2, 3								
0 0								
No comparator 0 filter								
0 1								
Comparator 0 filter enabled, sampling at fCLK								
1 0								
Comparator 0 filter enabled, sampling at fCLK/8								
1 1								
Comparator 0 filter enabled, sampling at fCLK/32								

(**Notes** are listed on the next page.)

- Note 1.** Changing the C1FCK0 and C1FCK1 bit field or the C1EPO or C1EDG bit may lead to the generation of an event signal for the ELCL and a comparator 1 interrupt request. Only change these bits while the output from comparator 1 is not selected as an input signal to the ELCL and the comparator 1 interrupt is masked. After that, to use the comparator 1 interrupt, clear the CMPIF1 bit to 0 and then clear the CMPMK1 bit to 0 to enable the interrupt.
- If the C1FCK1 and C1FCK0 bits are changed from 00B (no comparator 1 filter) to a value other than 00B (comparator 1 filter enabled), allow the time for sampling four times to elapse until the filter output is updated, and then use the comparator 1 interrupt request or the event signal for the ELCL.
- Note 2.** Changing the C0FCK1 and C0FCK0 bit field or the C0EPO or C0EDG bit may lead to the generation of an event signal for the ELCL and a comparator 0 interrupt request. Only change these bits while the output from comparator 0 is not selected as an input signal to the ELCL and the comparator 0 interrupt is masked. After that, to use the comparator 0 interrupt, clear the CMPIF0 bit to 0 and then clear the CMPMK0 bit to 0 to enable the interrupt.
- If the C0FCK1 and C0FCK0 bits are changed from 00B (no comparator 0 filter) to a value other than 00B (comparator 0 filter enabled), allow the time for sampling four times to elapse until the filter output is updated, and then use the comparator 0 interrupt request or the event signal for the ELCL.
- Note 3.** When using the comparators in STOP mode, make the settings for non-use of the filters (C0FCK1 and C0FCK0 = 00B, C1FCK1 and C1FCK0 = 00B).

14.3.5 Comparator output control register (COMPOCR)

The COMPOCR register is used to select items including the response speed of the comparators, control of the VCOUTn outputs, and enabling or disabling the interrupt request signals.

The COMPOCR register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 14 - 6 Format of Comparator Output Control Register (COMPOCR)

Address: F0342H
After reset: 00H
R/W: R/W

Symbol	7	6	<5>	<4>	3	2	<1>	<0>
COMPOCR	SPDMD	C1OP	C1OE	C1IE	0	C0OP	C0OE	C0IE
SPDMD								
Comparator speed selection Note 1								
0								
Comparator low-speed mode								
1								
Comparator high-speed mode								
C1OP								
VCOUT1 output polarity selection								
0								
Comparator 1 output is output to VCOUT1								
1								
Inverted comparator 1 output is output to VCOUT1								
C1OE								
VCOUT1 pin output enable								
0								
Comparator 1 VCOUT1 pin output disabled								
1								
Comparator 1 VCOUT1 pin output enabled								
C1IE								
Comparator 1 interrupt request enable Note 2								
0								
Comparator 1 interrupt request disabled								
1								
Comparator 1 interrupt request enabled								
C0OP								
VCOUT0 output polarity selection								
0								
Comparator 0 output is output to VCOUT0								
1								
Inverted comparator 0 output is output to VCOUT0								
C0OE								
VCOUT0 pin output enable								
0								
Comparator 0 VCOUT0 pin output disabled								
1								
Comparator 0 VCOUT0 pin output enabled								
C0IE								
Comparator 0 interrupt request enable Note 3								
0								
Comparator 0 interrupt request disabled								
1								
Comparator 0 interrupt request enabled								

Note 1. When rewriting the SPDMD bit, be sure to set the CiENB bit (i = 0, 1) in the COMPMDR register to 0 in advance.

Note 2. If the C1IE bit is changed from 0 (interrupt request disabled) to 1 (interrupt request enabled), since bit 0 (CMP1F1) in the interrupt request flag register 2H (IF2H) may be set to 1 (interrupt requested), clear bit 0 (CMP1F1) in the interrupt request flag register 2H (IF2H) to 0 before using an interrupt.

Note 3. If the C0IE bit is changed from 0 (interrupt request disabled) to 1 (interrupt request enabled), since bit 0 (CMP0F0) in the interrupt request flag register 2H (IF2H) may be set to 1 (interrupt requested), clear bit 0 (CMP0F0) in the interrupt request flag register 2H (IF2H) to 0 before using an interrupt.

14.3.6 Registers controlling port functions of analog input pins

When using the IVCMP0, IVCMP1, IVREF0, and IVREF1 pins for analog input of the comparator, set the corresponding bits of the port mode register (PMxx) and port mode control A register (PMCAxx) to 1.

When using the VCOUT0 and VCOUT1 functions, set the registers (port mode register (PMxx) and port register (Pxx)) that control the port functions shared with comparators 0 and 1. For details, see **4.3.1 Port mode registers (PMxx)** and **4.3.2 Port registers (Pxx)**.

14.4 Operation

Comparator 0 and comparator 1 operate independently. Their setting methods and operations are the same. **Table 14 - 1** lists the Procedure for Setting Comparator Associated Registers.

Table 14 - 1 Procedure for Setting Comparator Associated Registers

Step	Register	Bit	Setting Value
1	PRR1	CMPRES	0 (releasing comparator i from the reset state)
2	PER1	CMPEN	1 (enabling input clock supply)
3	PMCAxx	PMCA13, PMCA23, PMCA120, PMCA147	Select the function of pins IVCMPi and IVREFi. • Set the PMCA13, PMCA23, PMCA120, and PMCA147 bits to 1 (analog input). • Set the PM13, PM23, PM120, and PM147 bits to 1 (input mode).
	PMxx	PM13, PM23, PM120, PM147	
4	COMPOCR	SPDMD	Select the comparator response speed (0: Low-speed mode, 1: High-speed mode). Note 1
5	COMPMDR	CiVRF	Select the reference voltage. (For i = 0, 0: Input to the IVREF0 pin, 1: Internal reference voltage (For i = 1, 0: Input to the IVREF1 pin, 1: D/A converter output 0)
		CiLVL	Select the reference input voltage range. (0: 0 to VDD - 1.4 V, 1: 1.4 V to VDD)
6	COMPMDR	CiENB	1 (operation enabled)
7	Wait for comparator stabilization time tCMP.		
8 9	COMPFIR	CiFCK1 and CiFCK0	Select whether the digital filter is used or not and the sampling clock.
		CiEPO, CiEDG	Select the edge detection condition for an interrupt request (rising edge/falling edge/both edges).
10	COMPOCR	CiOP, CiOE	Set the VCOUTi output (select the polarity and set output enabled or disabled).
		CiIE	Set the interrupt request output enabled or disabled.
11	Select the port logic output pin: VCOUTi. Refer to 14.4.4 Comparator i output (i = 0, 1) .		
12	PR02H	CMPPR0i, CMPPR1i	When using an interrupt: Select the interrupt priority level.
13	MK2H	CMPMKi	When using an interrupt: Select the interrupt masking.
14	IF2H	CMPIFi	When using an interrupt: 0 (no interrupt requested: initialization) Note 2

Note 1. Comparator 0 and comparator 1 cannot be set independently.


Note 2. After the setting of the comparator, an unnecessary interrupt may occur until operation becomes stable, so initialize the interrupt flag.

Caution To initialize all circuits of comparator i, set the CMPRES bit in the PRR1 register to 1.

Remark i = 0, 1

Figure 14 - 7 shows an operation example of comparator i ($i = 0, 1$). In both low-speed mode and high-speed mode, the $CiMON$ bit in the $COMPMDR$ register is set to 1 when the analog input voltage is higher than the reference input voltage, and the $CiMON$ bit is set to 0 when the analog input voltage is lower than the reference input voltage. The input voltage to the $IVREF0$ pin is selected for use as the reference voltage.

Figure 14 - 7 Comparator i ($i = 0, 1$) Operation Example




Caution The above diagram applies when $CiFCK1$ and $CiFCK0$ in the $COMPfIR$ register = 00B (no filter) and $CiEDG = 1$ (both edges). When $CiEDG = 0$ and $CiEPO = 0$ (rising edge), $CMPiFi$ changes as shown by (A) only. When $CiEDG = 0$ and $CiEPO = 1$ (falling edge), $CMPiFi$ changes as shown by (B) only.

14.4.1 Comparator i digital filter (i = 0, 1)

Comparator i contains a digital filter. The sampling clock can be selected by bits CiFCK1 and CiFCK0 in the COMPFIR register. The comparator i output signal is sampled every sampling clock, and when the level matches three times, that value is determined as the digital filter output at the next sampling clock.

Figure 14 - 8 shows the Comparator i (i = 0, 1) Digital Filter and Interrupt Operation Example.

Figure 14 - 8 Comparator i (i = 0, 1) Digital Filter and Interrupt Operation Example



Caution The above operation example applies when bits CiFCK1 and CiFCK0 in the COMPFIR register is 01B, 10B, or 11B (digital filter enabled).

14.4.2 Comparator i (i = 0, 1) interrupts


The comparator generates interrupt requests from two sources, comparator 0 and comparator 1. The comparator i interrupt each uses a priority level specification flag, an interrupt mask flag, an interrupt request flag, and a single vector. When using the comparator i interrupt, set the CiIE bit in the COMPOCR register to 1 (interrupt request output enabled). The condition for interrupt request generation can be set by the COMPFIR register. The comparator outputs can also be passed through the digital filter. Three different sampling clocks can be selected for the digital filter.

For details on the register setting and interrupt request generation, refer to **14.3.4 Comparator filter control register (COMPFIR)** and **14.3.5 Comparator output control register (COMPOCR)**.

14.4.3 Event signal output for the logic and event link controller (ELCL)

An event signal for the ELCL is generated by detecting the edge for the digital filter output set by the COMPFIR register, which is the same as the condition for interrupt request generation. However, unlike interrupt requests, the event signal for the ELCL is always output regardless of the setting of the CiIE bit in the COMPOCR register. Set the output signal select registers n (ELOSELn) and output signal enable register (ELOENCTL) of the ELCL to select the event output destination and to stop linking events.

Figure 14 - 9 Digital Filter and Interrupt Request/Event Signal Output for the ELCL



Note When the CiIE bit (i = 0, 1) is 1, the same waveform is generated for an interrupt request and an ELCL event signal.
When the CiIE bit (i = 0, 1) is 0, the value is fixed at 0 for an interrupt request only.

The waveforms of (A), (B), and (C) are shown for an operation example when the CiFCK bits (i = 0, 1) in the COMPFIR register are 00B (no digital filter). The waveforms (D), (E), and (F) are shown for an operation example when the CiFCK bits (i = 0, 1) in the COMPFIR register are 01B, 10B, or 11B (digital filter enabled).

(A) and (D) apply when the CiEDG bit is set to 1 (both edges), (B) and (E) when the CiEDG bit is 0 and the CiEPO bit is 0 (rising edge), and (C) and (F) when the CiEDG bit is 0 and the CiEPO bit is 1 (falling edge).

14.4.4 Comparator i output (i = 0, 1)

The comparison result from the comparator can be output to external pins. Bits CiOP and CiOE in the COMPOCR register can be used to set the output polarity (non-inverted output or inverted output) and output enabled or disabled. For the correspondence between the register setting and the comparator output, refer to **14.3.5 Comparator output control register (COMPOCR)**.

To output the comparator comparison result to the VCOUTi output pin, use the following procedure to set the ports. Note that the ports are set to input after reset.

- <1> Set the mode for the comparator (steps 1 to 9 as listed in **Table 14 - 1 Procedure for Setting Comparator Associated Registers**).
- <2> Select the polarity of the VCOUT0 or VCOUT1 output and enable the output (step 11 as listed in **Table 14 - 1 Procedure for Setting Comparator Associated Registers**).
- <3> Set the corresponding port mode control register bit for the VCOUTi output pin to 0.
- <4> Set the corresponding port register bit for the VCOUTi output pin to 0.
- <5> Set the corresponding port mode register for the VCOUTi output pin to output (start outputting from the pin).

14.4.5 Stopping or supplying comparator clock

To stop the comparator clock by setting peripheral enable register 1 (PER1), use the following procedure:

- <1> Set the CiIE bit (i = 0, 1) in the COMPOCR register to 0 (disable a comparator interrupt).
- <2> Set the CiENB bit in the COMPMDR register to 0 (stop the comparator).
- <3> Set the CMPIFi bit in the IF2H register to 0 (clear any unnecessary interrupt before stopping the comparator).
- <4> Set the CMPEN bit in the PER1 register to 0.

When the clock is stopped by setting PER1, all the internal registers in the comparator are not initialized. The values of these registers are retained.

- Caution** When DTC activation is enabled under either of the following conditions, a DTC transfer is started and an interrupt is generated after completion of the transfer. Therefore, check the monitor flag (CnMON) of the comparator before enabling DTC activation as required (n = 0, 1).
- The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the rising edge for the comparator (CnEPO = 0), and IVCMP > comparator n reference voltage
 - The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the falling edge for the comparator (CnEPO = 1), and IVCMP < comparator n reference voltage

CHAPTER 15 SERIAL ARRAY UNIT (SAU)

A single serial array unit has up to four serial channels. Each channel can achieve 3-wire serial (SPI or CSI^{Note}), UART, and simplified I²C communication.

Function assignment of each channel supported by the RL78/G23 is as shown below.

<R> **Note** Although the CSI function is generally called SPI, it is also called CSI in this product, so it is referred to as such in this manual.

<30- and 32-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	—		—

<36-, 40-, and 44-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<48- and 52-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<64-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	CSI10	UART1	IIC10
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<80-, 100-, and 128-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	CSI10	UART1	IIC10
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21
	2	CSI30	UART3	IIC30
	3	CSI31		IIC31

When “UART0” is used for channels 0 and 1 of the unit 0, CSI00 and CSI01 cannot be used, but CSI10, UART1, or IIC10 in channels 1 and 3 can be used.

Caution Most of the following descriptions in this chapter use the units and channels of the 128-pin products as an example.

15.1 Functions of Serial Array Unit

Each serial interface supported by the RL78/G23 has the following features.

15.1.1 3-wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31)

Data is transmitted or received in synchronization with the serial clock (SCK) output from the master.

3-wire serial communication is clocked communication performed by using three communication lines: one for the serial clock (SCK), one for transmitting serial data (SO), one for receiving serial data (SI).

For details about the settings, see **15.5 Operation of 3-Wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) Communication**.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate **Note** During master communication: Max. $f_{CLK}/2$ (CSI00 only)

Max. $f_{CLK}/4$

During slave communication: Max. $f_{MCK}/6$

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt

[Error detection flag]

- Overrun error

In addition, SPIs (CSIs) of following channels support the SNOOZE mode. In the SNOOZE mode, data can be received without CPU processing upon detecting SCK input in the STOP mode. The SNOOZE mode is only available in the following SPIs (CSIs), which support asynchronous reception.

- 30- to 64-pin products: CSI00
- 80- to 128-pin products: CSI00 and CSI20

Note Set up the transfer rate within a range satisfying the SCK cycle time (t_{KCY}). For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^\circ\text{C}$** .

15.1.2 UART (UART0 to UART3)

This is a start-stop synchronization communication function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel). The LIN-bus can be implemented by using timer array unit with an external interrupt (INTP0).

For details about the settings, see **15.6 Operation of UART (UART0 to UART3) Communication**.

[Data transmission/reception]

- Data length of 7, 8, or 9 bits **Note**
- MSB/LSB first selectable
- Level setting of transmit/receive data and select of reverse
- Parity bit appending and parity check functions
- Stop bit appending

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

- Framing error, parity error, or overrun error

In addition, UART reception of following channels supports the SNOOZE mode. In the SNOOZE mode, data can be received without CPU processing upon detecting RxD input in the STOP mode. The SNOOZE mode is only available in the following UARTs, which support the reception baud rate adjustment function.

- 30- to 64-pin products: UART0
- 80- to 128-pin products: UART0 and UART2

The LIN-bus is accepted in UART2 (channels 0 and 1 of unit 1) (30-pin to 128-pin products only).

[LIN-bus functions]

- Wakeup signal detection
- Break field (BF) detection
- Sync field measurement, baud rate calculation

} Using the external interrupt (INTP0) and timer array unit

Note Only the following UARTs support the 9-bit data length.

- 30- to 64-pin products: UART0
- 80- to 128-pin products: UART0 and UART2

15.1.3 Simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31)

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This simplified I²C is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master.

Make sure by using software, as well as operating the control registers, that the AC specifications of the start and stop conditions are observed.

For details about the settings, see **15.8 Operation of Simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31) Communication**.

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function **Note** and ACK detection function
- Data length of 8 bits

(When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)

- Manual generation of start condition and stop condition

[Interrupt function]

- Transfer end interrupt

[Error detection flag]

- ACK error, or overrun error

* [Functions not supported by simplified I²C]

- Slave transmission, slave reception
- Arbitration loss detection function
- Clock stretch detection

Note When receiving the last data, ACK will not be output if 0 is written to the SOEmn bit (serial output enable register m (SOEm)) and serial communication data output is stopped. See **15.8.3 (2) Processing flow** for details.

Remark 1. To use an I²C bus of full function, see **CHAPTER 16 SERIAL INTERFACE IICA (IICA)**.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

15.2 Configuration of Serial Array Unit

The serial array unit includes the following registers, and input and output pins.

Table 15 - 1 Configuration of Serial Array Unit

Item	Configuration
Shift register	8 or 9 bits ^{Note 1}
Buffer register	Lower 8 bits or 9 bits of serial data register mn (SDRmn) ^{Notes 1, 2}
Serial clock I/O	SCK00, SCK01, SCK10, SCK11, SCK20, SCK21, SCK30, SCK31 pins (for 3-wire serial SPI), SCL00, SCL01, SCL10, SCL11, SCL20, SCL21, SCL30, SCL31 pins (for simplified I ² C)
Serial data input	SI00, SI01, SI10, SI11, SI20, SI21, SI30, SI31 pins (for 3-wire serial SPI), RxD0, RxD1, RxD3 pins (for UART), RxD2 pin (for UART supporting LIN-bus)
Serial data output	SO00, SO01, SO10, SO11, SO20, SO21, SO30, SO31 pins (for 3-wire serial SPI), TxD0, TxD1, TxD3 pins (for UART), TxD2 pin (for UART supporting LIN-bus)
Serial data I/O	SDA00, SDA01, SDA10, SDA11, SDA20, SDA21, SDA30, SDA31 pins (for simplified I ² C)
Control registers	<Registers of unit setting block> • Peripheral enable register 0 (PER0) • Peripheral reset control register 0 (PRR0) • Serial clock select register m (SPSm) • Serial channel enable status register m (SEm) • Serial channel start register m (SSm) • Serial channel stop register m (STm) • Serial output enable register m (SOEm) • Serial output register m (SOM) • Serial output level register m (SOLm) • Serial standby control register m (SSCm) • Input switch control register (ISC) • Noise filter enable register 0 (NFEN0) <Registers of each channel> • Serial data register mn (SDRmn) • Serial mode register mn (SMRmn) • Serial communication operation setting register mn (SCRmn) • Serial status register mn (SSRmn) • Serial flag clear trigger register mn (SIRmn) • Port input mode registers 0, 1, 4, 5, 8, 14 (PIM0, PIM1, PIM4, PIM5, PIM8, PIM14) • Port output mode registers 0, 1, 4, 5, 7 to 9, 14 (POM0, POM1, POM4, POM5, POM7 to POM9, POM14) • Port mode control A, T, E registers (PMCAxx, PMCTxx, PMCExx) • Port mode registers 0, 1, 3 to 5, 7 to 9, 14 (PM0, PM1, PM3 to PM5, PM7 to PM9, PM14) • Port registers 0, 1, 3 to 5, 7 to 9, 14 (P0, P1, P3 to P5, P7 to P9, P14) • Port function output enable register (PFOE1) • UART loopback select register (ULBS)

Note 1. The number of bits used as the shift register and buffer register differs depending on the unit and channel.

- 30- to 64-pin products and mn = 00, 01: lower 9 bits
- 80- to 128-pin products and mn = 00, 01, 10, 11: lower 9 bits
- Other than above: lower 8 bits

Note 2. The lower 8 bits of serial data register mn (SDRmn) can be read or written as the following SFR, depending on the communication mode.

- CSIp communication ... SIOp (CSIp data register)
- UARTq reception ... RxDq (UARTq receive data register)
- UARTq transmission ... TxDq (UARTq transmit data register)
- IICr communication ... SIOr (IICr data register)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)
q: UART number (q = 0 to 3), r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31)

Figure 15 - 1 shows the block diagram of serial array unit 0.

Figure 15 - 1 Block Diagram of Serial Array Unit 0





Figure 15 - 2 shows the block diagram of serial array unit 1.

Figure 15 - 2 Block Diagram of Serial Array Unit 1



15.2.1 Shift Register


This is a 9-bit register that converts parallel data into serial data or vice versa.

In case of the UART communication of nine bits of data, nine bits (bits 0 to 8) are used **Note 1**.

During reception, it converts data input to the serial pin into parallel data. When data is transmitted, the value set to this register is output as serial data from the serial output pin.

The shift register cannot be directly manipulated by program.

To read or write the shift register, use the lower 8 or 9 bits of serial data register mn (SDRmn).



15.2.2 Lower 8 or 9 bits of the serial data register mn (SDRmn)

The SDRmn is the transmit/receive data register (16 bits) of channel n.

Bits 8 to 0 (lower 9 bits) **Note 1** or bits 7 to 0 (lower 8 bits) function as a transmit/receive buffer register, and bits 15 to 9 are used as a register that sets the division ratio of the operation clock (fMCK).

When data is received, parallel data converted by the shift register is stored in the lower 8 or 9 bits. When data is to be transmitted, set transmit data to be transferred to the shift register to the lower 8 or 9 bits.

The data stored in the lower 8 or 9 bits of this register is as follows, depending on the setting of bits 0 and 1 (DLSmn0, DLSmn1) of serial communication operation setting register mn (SCRmn), regardless of the output sequence of the data.

- 7-bit data length (stored in bits 0 to 6 of the SDRmn register)
- 8-bit data length (stored in bits 0 to 7 of the SDRmn register)
- 9-bit data length (stored in bits 0 to 8 of the SDRmn register) **Note 1**

The SDRmn register can be read or written in 16-bit units.

The lower 8 or 9 bits of the SDRmn register can be read or written **Note 2** as the following SFR, depending on the communication mode.

- CSIp communication ... SIOp (CSIp data register)
- UARTq reception ... RxDq (UARTq receive data register)
- UARTq transmission ... TxDq (UARTq transmit data register)
- IICr communication ... SIOr (IICr data register)

The value of each SDRmn register is 0000H following a reset.

Note 1. Only the following UARTs support the 9-bit data length.

- 30- to 64-pin products: UART0
- 80- to 128-pin products: UART0 and UART2

Note 2. When operation is stopped (SEmn = 0), do not rewrite SDRmn[7:0] by an 8-bit memory manipulation instruction (SDRmn[15:9] are all cleared to 0).

Remark 1. After data is received, "0" is stored in bits 0 to 8 in bit portions that exceed the data length.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)
q: UART number (q = 0 to 3), r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31)

Figure 15 - 3 Format of Serial Data Register mn (SDRmn) (mn = 00, 01, 10, 11)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01)
 FFF48H, FFF49H (SDR10)^{Note}, FFF4AH, FFF4BH (SDR11)^{Note}
 After reset: 0000H
 R/W: R/W




Note 80- to 128-pin products

Remark For the function of the higher 7 bits of the SDRmn register, see **15.3 Registers to Control the Serial Array Unit**.

Figure 15 - 4 Format of Serial Data Register mn (SDRmn) (mn = 02, 03, 10, 11, 12, 13)

Address: FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03),
 FFF48H, FFF49H (SDR10)^{Note 1}, FFF4AH, FFF4BH (SDR11)^{Note 1}
 FFF14H, FFF15H (SDR12)^{Note 2}, FFF16H, FFF17H (SDR13)^{Note 2}
 After reset: 0000H
 R/W: R/W



Note 1. 30- to 64-pin products:

Note 2. 80- to 128-pin products

Caution Be sure to clear bit 8 to 0.

Remark For the function of the higher 7 bits of the SDRmn register, see **15.3 Registers to Control the Serial Array Unit**.

15.3 Registers to Control the Serial Array Unit

The following registers are used to control the serial array unit.

- Peripheral enable register 0 (PER0)
- Peripheral reset control register 0 (PRR0)
- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output register m (SOM)
- Serial output level register m (SOLm)
- Serial standby control register m (SSCm)
- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers (PIMxx)
- Port output mode registers (POMxx)
- Port mode control A registers (PMCAxx)
- Port mode control T registers (PMCTxx)
- Port mode control E registers (PMCExx)
- Port function output enable registers (PFOEx)
- Port mode registers (PMxx)
- Port registers (Pxx)
- UART loopback select register (ULBS)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

15.3.1 Peripheral enable register 0 (PER0)

The PER0 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

If serial array unit 0 is to be used, be sure to set bit 2 (SAU0EN) of this register to 1.

If serial array unit 1 is to be used, be sure to set bit 3 (SAU1EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the PER0 register is 00H following a reset.

Figure 15 - 5 Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER0	RTCWEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN Note	TAU0EN

SAUmEN	Control of supply of an input clock to serial array unit m
0	Stops supply of an input clock. - The SFRs used by serial array unit m cannot be written. - When an SFR used by serial array unit m is read, the value returned is 00H or 0000H.
1	Enables supply of an input clock. The SFRs used by serial array unit m can be read and written.

Note This bit is only present in products with 80 to 128 pins.

Caution 1. When setting serial array unit m, make sure that the setting of the SAUmEN bit is 1 before setting the following registers. If SAUmEN = 0, writing to the registers which control serial array unit m is ignored (except for the input switch control register (ISC), noise filter enable register 0 (NFEN0), port input mode registers 0, 1, 4, 5, 8, 14 (PIM0, PIM1, PIM4, PIM5, PIM8, PIM14), port output mode registers 0, 1, 4, 5, 7 to 9, 14 (POM0, POM1, POM4, POM5, POM7 to POM9, POM14), port mode control A registers 0, 3, 14 (PMCA0, PMCA3, PMCA14), port mode control T registers 0, 3 (PMCT0, PMCT3), port mode control E register 0 (PMCE0), port mode registers 0, 1, 3 to 5, 7 to 9, 14 (PM0, PM1, PM3 to PM5, PM7 to PM9, PM14), and port registers 0, 1, 3 to 5, 7 to 9, 14 (P0, P1, P3 to P5, P7 to P9, P14)).

- Port function output enable register 1 (PFOE1)
- Serial clock select register m (SPSm)
- Serial mode register mn (SMRmn)
- Serial communication operation setting register mn (SCRmn)
- Serial data register mn (SDRmn)
- Serial flag clear trigger register mn (SIRmn)
- Serial status register mn (SSRmn)
- Serial channel start register m (SSm)
- Serial channel stop register m (STm)
- Serial channel enable status register m (SEm)
- Serial output enable register m (SOEm)
- Serial output level register m (SOLm)
- Serial output register m (SOM)
- Serial standby control register m (SSCm)

Caution 2. Be sure to clear the following bits to 0.

Bits 6 and 1 in the 30-, 32-, 36-, 40-, 44-, 48-, 52-, and 64-pin products

15.3.2 Peripheral reset control register 0 (PRR0)

The PRR0 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

To place serial array unit 0 in the reset state, be sure to set bit 2 (SAU0RES) of this register to 1.

To place serial array unit 1 in the reset state, be sure to set bit 3 (SAU1RES) of this register to 1.

The PRR0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the PRR0 register is 00H following a reset.

Figure 15 - 6 Format of Peripheral Reset Control Register 0 (PRR0)

Address: F00F1H

After reset: 00H

R/W: R/W

Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PRR0	0	IICA1RES	ADCRES	IICA0RES	SAU1RES	SAU0RES	TAU1RES	TAU0RES

SAUmRES	Control resetting of serial array unit m
0	Serial array unit m is released from the reset state.
1	Serial array unit m is in the reset state. • The SFRs for use with serial array unit m are initialized.

Caution Be sure to set bit 7 to 0.

15.3.3 Serial clock select register m (SPSm)

The SPSm is a 16-bit register that is used to select two types of operation clocks (CKm0, CKm1) that are commonly supplied to each channel. CKm1 is selected by bits 7 to 4 of the SPSm register, and CKm0 is selected by bits 3 to 0. Rewriting the SPSm register is prohibited when the register is in operation (when SEMn = 1).

The SPSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SPSm register can be set with an 8-bit memory manipulation instruction with SPSmL.

The value of each SPSm register is 0000H following a reset.

Figure 15 - 7 Format of Serial Clock Select Register m (SPSm)

Address: F0126H, F0127H (SPS0), F0166H, F0167H (SPS1)^{Note}

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SPSm	0	0	0	0	0	0	0	0

	7	6	5	4	3	2	1	0
	PRSm13	PRSm12	PRSm11	PRSm10	PRSm03	PRSm02	PRSm01	PRSm00

PRSmk3	PRSmk2	PRSmk1	PRSmk0		Selection of operation clock (CKmk) ^{Note}				
					fCLK = 2 MHz	fCLK = 5 MHz	fCLK = 10 MHz	fCLK = 20 MHz	fCLK = 32 MHz
0	0	0	0	fCLK	2 MHz	5 MHz	10 MHz	20 MHz	32 MHz
0	0	0	1	fCLK/2	1 MHz	2.5 MHz	5 MHz	10 MHz	16 MHz
0	0	1	0	fCLK/2 ²	500 kHz	1.25 MHz	2.5 MHz	5 MHz	8 MHz
0	0	1	1	fCLK/2 ³	250 kHz	625 kHz	1.25 MHz	2.5 MHz	4 MHz
0	1	0	0	fCLK/2 ⁴	125 kHz	313 kHz	625 kHz	1.25 MHz	2 MHz
0	1	0	1	fCLK/2 ⁵	62.5 kHz	156 kHz	313 kHz	625 kHz	1 MHz
0	1	1	0	fCLK/2 ⁶	31.3 kHz	78.1 kHz	156 kHz	313 kHz	500 kHz
0	1	1	1	fCLK/2 ⁷	15.6 kHz	39.1 kHz	78.1 kHz	156 kHz	250 kHz
1	0	0	0	fCLK/2 ⁸	7.81 kHz	19.5 kHz	39.1 kHz	78.1 kHz	125 kHz
1	0	0	1	fCLK/2 ⁹	3.91 kHz	9.77 kHz	19.5 kHz	39.1 kHz	62.5 kHz
1	0	1	0	fCLK/2 ¹⁰	1.95 kHz	4.88 kHz	9.77 kHz	19.5 kHz	31.3 kHz
1	0	1	1	fCLK/2 ¹¹	977 Hz	2.44 kHz	4.88 kHz	9.77 kHz	15.6 kHz
1	1	0	0	fCLK/2 ¹²	488 Hz	1.22 kHz	2.44 kHz	4.88 kHz	7.81 kHz
1	1	0	1	fCLK/2 ¹³	244 Hz	610 Hz	1.22 kHz	2.44 kHz	3.91 kHz
1	1	1	0	fCLK/2 ¹⁴	122 Hz	305 Hz	610 Hz	1.22 kHz	1.95 kHz
1	1	1	1	fCLK/2 ¹⁵	61 Hz	153 Hz	305 Hz	610 Hz	977 Hz

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Caution Be sure to clear bits 15 to 8 to 0.

Remark 1. fCLK: CPU/peripheral hardware clock frequency

Remark 2. m: Unit number (m = 0, 1)

Remark 3. k = 0, 1

15.3.4 Serial mode register mn (SMRmn)

The SMRmn register is used to set an operation mode of channel n. It is also used to select an operation clock (fmck), specify whether the serial clock (fsck) may be input or not, set a start trigger, the operating mode (as SPI or CSI, UART, or simplified I²C), and an interrupt source. This register is also used to invert the level of the receive data only in the UART mode.

Rewriting the SMRmn register is prohibited when the register is in operation (when SEmn = 1). However, the MDmn0 bit can be rewritten during operation.

The SMRmn register can be set by a 16-bit memory manipulation instruction.

The value of each SMRmn register is 0020H following a reset.

Figure 15 - 8 Format of Serial Mode Register mn (SMRmn) (1/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03),
F0150H, F0151H (SMR10) to F0156H, F0157H (SMR13)^{Note 1}
After reset: 0020H
R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SMRmn	CKSmn	CCSmn	0	0	0	0	0	STSmn ^{Note 2}
	7	6	5	4	3	2	1	0
	0	SISmn0 ^{Note 2}	1	0	0	MDmn2	MDmn1	MDmn0

CKSmn	Selection of operation clock (fmck) of channel n
0	Operation clock CKm0 set by the SPSm register
1	Operation clock CKm1 set by the SPSm register
Operation clock (fmck) is used by the edge detector. In addition, depending on the setting of the CCSmn bit and the higher 7 bits of the SDRmn register, a transfer clock (ftclk) is generated.	

CCSmn	Selection of transfer clock (ftclk) of channel n
0	Divided operation clock fmck specified by the CKSmn bit
1	Clock input fsck from the SCKp pin (slave transfer in SPI or CSI mode)
Transfer clock ftclk is used for the shift register, communication controller, output controller, interrupt controller, and error controller. When CCSmn = 0, the division ratio of operation clock (fmck) is set by the higher 7 bits of the SDRmn register.	

STSmn ^{Note 2}	Selection of start trigger source
0	Only software trigger is valid (selected for SPI or CSI, UART transmission, and simplified I ² C).
1	Valid edge of the RxDq pin (selected for UART reception)
Transfer is started when the above source is satisfied after 1 is set to the SSm register.	

Note 1. SMR00 to SMR03, SMR10, SMR11: All products
SMR12, SMR13: 80- to 128-pin products

Note 2. The SMR01, SMR03, SMR11, and SMR13 registers only

Caution Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, SMR02, SMR10, or SMR12 register) to "0". Be sure to set bit 5 to 1.

Figure 15 - 8 Format of Serial Mode Register mn (SMRmn) (2/2)

Address: F0110H, F0111H (SMR00) to F0116H, F0117H (SMR03),
F0150H, F0151H (SMR10) to F0156H, F0157H (SMR13)^{Note 1}

After reset: 0020H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SMRmn	CKSmn	CCSmn	0	0	0	0	0	STSmn ^{Note 2}

7	6	5	4	3	2	1	0
0	SISmn0 ^{Note 2}	1	0	0	MDmn2	MDmn1	MDmn0

SISmn0 ^{Note 2}	Controls inversion of level of receive data of channel n in UART mode						
0	Falling edge is detected as the start bit. The input communication data is captured as is.						
1	Rising edge is detected as the start bit. The input communication data is inverted and captured.						

MDmn2	MDmn1	Setting of operation mode of channel n
0	0	SPI (CSI) mode
0	1	UART mode
1	0	Simplified I ² C mode
1	1	Setting prohibited

MDmn0 ^{Note 2}	Selection of interrupt source of channel n
0	Transfer end interrupt
1	Buffer empty interrupt (Occurs when data is transferred from the SDRmn register to the shift register.)
For continuous transmission, set this bit to 1 and write the next transmit data when SDRmn data has run out.	

Note 1. SMR00 to SMR03, SMR10, SMR11: All products

SMR12, SMR13: 80- to 128-pin products

Note 2. The SMR01, SMR03, SMR11, and SMR13 registers only.

Caution Be sure to clear bits 13 to 9, 7, 4, and 3 (or bits 13 to 6, 4, and 3 for the SMR00, SMR02, SMR10, or SMR12 register) to "0". Be sure to set bit 5 to 1.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31),
q: UART number (q = 0 to 3), r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31)

15.3.5 Serial communication operation setting register mn (SCRmn)

The SCRmn is a communication operation setting register of channel n. It is used to set a data transmission/reception mode, phase of data and clock, whether an error signal is to be masked or not, parity bit, start bit, stop bit, and data length.

Rewriting the SCRmn register is prohibited when the register is in operation (when SEMn = 1).

The SCRmn register can be set by a 16-bit memory manipulation instruction.

The value of each SCRmn register is 0087H following a reset.

Figure 15 - 9 Format of Serial Communication Operation Setting Register mn (SCRmn) (1/2)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03),
F0158H, F0159H (SCR10) to F015EH, F015FH (SCR13)^{Note 1}





After reset: 0087H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SCRmn	TXEmn	RXEmn	DAPmn	CKPmn	0	EOCmn	PTCmn1	PTCmn0

7	6	5	4	3	2	1	0
DIRmn	0	SLCmn1 Note 2	SLCmn0	0	1	DLSmn1 Note 3	DLSmn0

TXEmn	RXEmn	Setting of operation mode of channel n
0	0	Disable communication.
0	1	Reception only
1	0	Transmission only
1	1	Transmission/reception

DAPmn	CKPmn	Selection of data and clock phase in SPI (CSI) mode	Type
0	0	SCKp	1
0	1	SCKp	2
1	0	SCKp	3
1	1	SCKp	4

Be sure to set DAPmn, CKPmn = 0, 0 in the UART mode and simplified I²C mode.

EOCmn	Mask control of error interrupt signal (INTSREx (x = 0 to 3))
0	Disables generation of error interrupt INTSREx (INTSRx is generated).
1	Enables generation of error interrupt INTSREx (INTSRx is not generated if an error occurs).

Set EOCmn = 0 in the SPI (CSI) mode, simplified I²C mode, and during UART transmission^{Note 4}.

- Note 1.** SCR00 to SCR03, SCR10, SCR11: All products
SCR12, SCR13: 80- to 128-pin products
- Note 2.** The SCR00, SCR02, SCR10, and SCR12 registers only.
- Note 3.** Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.
- Note 4.** When using CSImn not with EOCmn = 0, error interrupt INTSREn may be generated.
- Caution** **Be sure to clear bits 11, 6, and 3 to “0” (Also clear bit 5 of the SCR01, SCR03, SCR11, or SCR13 register to 0). Be sure to set bit 2 to 1.**
- Remark** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

Figure 15 - 9 Format of Serial Communication Operation Setting Register mn (SCRmn) (2/2)

Address: F0118H, F0119H (SCR00) to F011EH, F011FH (SCR03),
F0158H, F0159H (SCR10) to F015EH, F015FH (SCR13)^{Note 1}

After reset: 0087H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SCRmn	TXEmn	RXEmn	DAPmn	CKPmn	0	EOCmn	PTCmn1	PTCmn0
	7	6	5	4	3	2	1	0
	DIRmn	0	SLCmn1 Note 2	SLCmn0	0	1	DLSmn1 Note 3	DLSmn0

PTCmn1	PTCmn0	Setting of parity bit in UART mode	
		Transmission	Reception
0	0	Does not output the parity bit.	Receives without parity
0	1	Outputs 0 parity ^{Note 4} .	No parity judgment
1	0	Outputs even parity.	Judged as even parity.
1	1	Outputs odd parity.	Judges as odd parity.
Be sure to set PTCmn1, PTCmn0 = 0, 0 in the SPI (CSI) mode and simplified I ² C mode.			

DIRmn	Selection of data transfer sequence in SPI (CSI) and UART modes
0	Inputs/outputs data with MSB first.
1	Inputs/outputs data with LSB first.
Be sure to clear DIRmn = 0 in the simplified I ² C mode.	

SLCmn1 Note 2	SLCmn0	Setting of stop bit in UART mode
0	0	No stop bit
0	1	Stop bit length = 1 bit
1	0	Stop bit length = 2 bits (mn = 00, 02, 10, 12 only)
1	1	Setting prohibited
When the transfer end interrupt is selected, the interrupt is generated when all stop bits have been completely transferred. Set 1 bit (SLCmn1, SLCmn0 = 0, 1) during UART reception and in the simplified I²C mode. Set no stop bit (SLCmn1, SLCmn0 = 0, 0) in the SPI (CSI) mode. Set 1 bit (SLCmn1, SLCmn0 = 0, 1) or 2 bits (SLCmn1, SLCmn0 = 1, 0) during UART transmission.		

DLSmn1 Note 3	DLSmn0	Setting of data length in SPI (CSI) and UART modes
0	1	9-bit data length (stored in bits 0 to 8 of the SDRmn register) (settable in UART mode only)
1	0	7-bit data length (stored in bits 0 to 6 of the SDRmn register)
1	1	8-bit data length (stored in bits 0 to 7 of the SDRmn register)
Other than above		Setting prohibited
Be sure to set DLSmn1, DLSmn0 = 1, 1 in the simplified I ² C mode.		

Note 1. SCR00 to SCR03, SCR10, SCR11: All products
SCR12, SCR13: 80- to 128-pin products

Note 2. The SCR00, SCR02, SCR10, and SCR12 registers only.

Note 3. Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Note 4. 0 is always added regardless of the data contents.

Caution Be sure to clear bits 11, 6, and 3 to “0” (Also clear bit 5 of the SCR01, SCR03, SCR11, or SCR13 register to 0). Be sure to set bit 2 to 1.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

15.3.6 Serial data register mn (SDRmn)

The SDRmn is the transmit/receive data register (16 bits) of channel n.

Bits 8 to 0 (lower 9 bits) of SDR00, SDR01, SDR10^{Note 1}, and SDR11^{Note 1} or bits 7 to 0 (lower 8 bits) of SDR02, SDR03, SDR10^{Note 2}, SDR11^{Note 2}, SDR12, and SDR13 function as a transmit/receive buffer register, and bits 15 to 9 (higher 7 bits) are used as a register that sets the division ratio of the operation clock (fMCK).

If the CCSmn bit of serial mode register mn (SMRmn) is cleared to 0, the clock set by dividing the operation clock by bits 15 to 9 (higher 7 bits) of the SDRmn register is used as the transfer clock.

If the CCSmn bit of serial mode register mn (SMRmn) is set to 1, set bits 15 to 9 (upper 7 bits) of SDR00, SDR01, SDR10^{Note 1}, and SDR11^{Note 1} to 0000000B. The input clock fSCK (slave transfer in SPI or CSI mode) from the SCKp pin is used as the transfer clock.

The lower 8 or 9 bits of the SDRmn register function as a transmit/receive buffer register. During reception, the parallel data converted by the shift register is stored in the lower 8 or 9 bits, and during transmission, the data to be transmitted to the shift register is set to the lower 8 or 9 bits.

The SDRmn register can be read or written in 16-bit units.

However, the higher 7 bits can only be written or read when the operation is stopped (SEmn = 0). During operation (SEmn = 1), a value is written only to the lower 8 or 9 bits of the SDRmn register. When the SDRmn register is read during operation, the higher 7 bits are always read as 0.


The value of each SDRmn register is 0000H following a reset.

Figure 15 - 10 Format of Serial Data Register mn (SDRmn)

Address: FFF10H, FFF11H (SDR00), FFF12H, FFF13H (SDR01)
 FFF48H, FFF49H (SDR10)^{Note 1}, FFF4AH, FFF4BH (SDR11)^{Note 1}

After reset: 0000H


R/W: R/W



Address: FFF44H, FFF45H (SDR02), FFF46H, FFF47H (SDR03)
 FFF48H, FFF49H (SDR10)^{Note 2}, FFF4AH, FFF4BH (SDR11)^{Note 2}
 FFF14H, FFF15H (SDR12)^{Note 1}, FFF16H, FFF17H (SDR13)^{Note 1}

After reset: 0000H

R/W: R/W



SDRmn[15:9]							Transfer clock setting by dividing the operation clock
0	0	0	0	0	0	0	fMCK/2
0	0	0	0	0	0	1	fMCK/4
0	0	0	0	0	1	0	fMCK/6
0	0	0	0	0	1	1	fMCK/8
⋮	⋮	⋮	⋮	⋮	⋮	⋮	⋮
1	1	1	1	1	1	0	fMCK/254
1	1	1	1	1	1	1	fMCK/256

Note 1. 80- to 128-pin products

Note 2. 30- to 64-pin products:

Caution 1. Be sure to clear bit 8 of the SDR02, SDR03, SDR12, SDR13, and SDR10 and SDR11 of 30- to 64-pin products to "0".

Caution 2. Setting SDRmn[15:9] to 0000000B or 0000001B is prohibited when UART is used.

Caution 3. Setting SDRmn[15:9] to 0000000B is prohibited when simplified I²C is used. Set SDRmn[15:9] to 0000001B or greater.

Caution 4. When operation is stopped (SEmn = 0), do not rewrite SDRmn[7:0] by an 8-bit memory manipulation instruction (SDRmn[15:9] are all cleared to 0).

Remark 1. For the function of the lower 8 or 9 bits of the SDRmn register, see 15.2 Configuration of Serial Array Unit.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

15.3.7 Serial flag clear trigger register mn (SIRmn)

The SIRmn is a trigger register that is used to clear each error flag of channel n.

When each bit (FECTmn, PECTmn, OVCTmn) of this register is set to 1, the corresponding bit (FEFmn, PEFmn, OVFmn) of serial status register mn is cleared to 0. Because the SIRmn is a trigger register, it is cleared immediately when the corresponding bit of the SSRmn register is cleared.

The SIRmn register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SIRmn register can be set with an 8-bit memory manipulation instruction with SIRmnL.

The value of each SIRmn register is 0000H following a reset.

Figure 15 - 11 Format of Serial Flag Clear Trigger Register mn (SIRmn)

Address: F0108H, F0109H (SIR00) to F010EH, F010FH (SIR03),
F0148H, F0149H (SIR10) to F014EH, F014FH (SIR13)^{Note 1}
After reset: 0000H
R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SIRmn	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	FECTmn Note 2	PECTmn	OVCTmn

FECTmn	Clear trigger of framing error flag of channel n
0	Not cleared
1	Clears the FEFmn bit of the SSRmn register to 0.

PECTmn	Clear trigger of parity error flag of channel n
0	Not cleared
1	Clears the PEFmn bit of the SSRmn register to 0.

OVCTmn	Clear trigger of overrun error flag of channel n
0	Not cleared
1	Clears the OVFmn bit of the SSRmn register to 0.

Note 1. SIR00 to SIR03, SIR10, SIR11: All products
SIR12, SIR13: 80- to 128-pin products

Note 2. The SIR01, SIR03, SIR11, and SIR13 registers only.

Caution Be sure to clear bits 15 to 3 (or bits 15 to 2 for the SIR00, SIR02, SIR10, or SIR12 register) to "0".

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Remark 2. When the SIRmn register is read, 0000H is always read.

15.3.8 Serial status register mn (SSRmn)

The SSRmn register indicates the state of communications and occurrence of errors for channel n. The errors indicated by this register are a framing error, parity error, and overrun error.

The SSRmn register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSRmn register can be read with an 8-bit memory manipulation instruction with SSRmnL.

The value of each SSRmn register is 0000H following a reset.

Figure 15 - 12 Format of Serial Status Register mn (SSRmn) (1/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03),
F0140H, F0141H (SSR10) to F0146H, F0147H (SSR13)^{Note 1}

After reset: 0000H

R/W: R

Symbol	15	14	13	12	11	10	9	8
SSRmn	0	0	0	0	0	0	0	0

7	6	5	4	3	2	1	0
0	TSFmn	BFFmn	0	0	FEFmn ^{Note 2}	PEFmn	OVFmn

TSFmn	Flag indicating the state of communications for channel n
0	Communication is stopped or suspended.
1	Communication is in progress.
<Clear conditions> - The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is suspended). - Communication ends. <Set condition> - Communication starts.	

BFFmn	Flag indicating the state of the buffer register for channel n
0	Valid data is not stored in the SDRmn register.
1	Valid data is stored in the SDRmn register.
<Clear conditions> - Transferring transmit data from the SDRmn register to the shift register ends during transmission. - Reading receive data from the SDRmn register ends during reception. - The STmn bit of the STm register is set to 1 (communication is stopped) or the SSmn bit of the SSm register is set to 1 (communication is enabled). <Set condition> - Transmit data is written to the SDRmn register while the TXEmn bit of the SCRmn register is set to 1 (transmission or transmission/reception mode in each communication mode). - Receive data is stored in the SDRmn register while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission/reception mode in each communication mode). - A reception error occurs.	

Note 1. SSR00 to SSR03, SSR10, SSR11: All products
SSR12, SSR13: 80- to 128-pin products

Note 2. The SSR01, SSR03, SSR11, and SSR13 registers only.

Caution When the SPI (CSI) is performing reception operations in the SNOOZE mode (SWCm = 1), the BFFmn flag will not change.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Figure 15 - 12 Format of Serial Status Register mn (SSRmn) (2/2)

Address: F0100H, F0101H (SSR00) to F0106H, F0107H (SSR03),
F0140H, F0141H (SSR10) to F0146H, F0147H (SSR13)^{Note 1}

After reset: 0000H

R/W: R

Symbol	15	14	13	12	11	10	9	8
SSRmn	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	TSFmn	BFFmn	0	0	FEFmn ^{Note 2}	PEFmn	OVFmn

FEFmn ^{Note 2}	Framing error detection flag of channel n
0	No error occurs.
1	An error occurs (during UART reception).
<Clear conditions> • 1 is written to the FECTmn bit of the SIRmn register. <Set condition> • A stop bit is not detected when UART reception ends.	

PEFmn	Parity/ACK error detection flag of channel n
0	No error occurs.
1	Parity error occurs (during UART reception) or ACK is not detected (during I ² C transmission).
<Clear conditions> • 1 is written to the PECTmn bit of the SIRmn register. <Set condition> • The parity of the transmit data and the parity bit do not match when UART reception ends (parity error). • No ACK signal is returned from the slave at the ACK reception timing during I ² C transmission (ACK is not detected).	

OVFmn	Overrun error detection flag of channel n
0	No error occurs.
1	An error occurs
<Clear conditions> • 1 is written to the OVCTmn bit of the SIRmn register. <Set condition> • Even though receive data is stored in the SDRmn register, that data is not read and transmit data or the next receive data is written while the RXEmn bit of the SCRmn register is set to 1 (reception or transmission/reception mode in each communication mode). • Transmit data is not ready for slave transmission or transmission/reception in SPI (CSI) mode.	

Note 1. SSR00 to SSR03, SSR10, SSR11: All products
SSR12, SSR13: 80- to 128-pin products

Note 2. The SSR01, SSR03, SSR11, and SSR13 registers only.

Caution 1. If data is written to the SDRmn register when BFFmn = 1, the transmit/receive data stored in the register is discarded and an overrun error (OVFmn = 1) is detected.

Caution 2. When the SPI (CSI) is performing reception operations in the SNOOZE mode (SWCm = 1), the OVFmn flag will not change.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

15.3.9 Serial channel start register m (SSm)

The SSm is a trigger register that is used to enable starting communication/count by each channel.

When 1 is written to a bit (SSmn) of this register, the corresponding bit (SEmn) of serial channel enable status register m (SEm) is set to 1 (operation is enabled). Because the SSmn bit is a trigger bit, it is cleared immediately when SEmn = 1.

The SSm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSm register can be set with an 1-bit or 8-bit memory manipulation instruction with SSmL.

The value of each SSm register is 0000H following a reset.

Figure 15 - 13 Format of Serial Channel Start Register m (SSm)

Address: F0122H, F0123H (SS0)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SS0	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	SS03	SS02	SS01	SS00

Address: F0162H, F0163H (SS1)^{Note}

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SS1	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	SS13	SS12	SS11	SS10

SSmn	Operation start trigger of channel n
0	No trigger operation
1	Set the SEmn bit to 1 to place the channel in the communications waiting state. ^{Note}

Note Setting an SSmn bit to 1 during communications stops communications through channel n and places the channel in the waiting state. At this time, the values of the control registers and shift register, the states of the SCKmn and SOMn pins, and the values of the FEFmn, PEFmn, and OVFMn flags are retained.

Caution 1. Be sure to clear bits 15 to 4 of the SS0 register, bits 15 to 2 of the SS1 register for 30- to 64-pin products and bits 15 to 4 of the SS1 register for 80- to 128-pin products to "0".

Caution 2. For the UART reception, set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after at least 4 fmck clock cycles have elapsed.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Remark 2. When the SSm register is read, 0000H is always read.

15.3.10 Serial channel stop register m (STm)

The STm is a trigger register that is used to enable stopping communication/count by each channel.

When 1 is written to a bit (STmn) of this register, the corresponding bit (SEmn) of serial channel enable status register m (SEm) is cleared to 0 (operation is stopped). Because the STmn bit is a trigger bit, it is cleared immediately when SEmn = 0.

The STm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the STm register can be set with a 1-bit or 8-bit memory manipulation instruction with STmL.

The value of each STm register is 0000H following a reset.

Figure 15 - 14 Format of Serial Channel Stop Register m (STm)

Address: F0124H, F0125H (ST0)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
ST0	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	ST03	ST02	ST01	ST00

Address: F0164H, F0165H (ST1)^{Note}

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
ST1	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	ST13	ST12	ST11	ST10

STmn	Operation stop trigger of channel n
0	No trigger operation
1	Clears the SEmn bit to 0 and stops the communication operation ^{Note} .

Note The values of the control registers and shift register, the states of the SCKmn and SOMn pins, and the values of the FEFmn, PEFmn, and OVFmn flags are retained.

Caution Be sure to clear bits 15 to 4 of the ST0 register, bits 15 to 2 of the ST1 register for 30- to 64-pin products and bits 15 to 4 of the ST1 register for 80- to 128-pin products to "0".

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Remark 2. When the STm register is read, 0000H is always read.

15.3.11 Serial channel enable status register m (SEm)

The SEm register indicates whether data transmission/reception operation of each channel is enabled or stopped.

When 1 is written to a bit of serial channel start register m (SSm), the corresponding bit of this register is set to 1. When 1 is written to a bit of serial channel stop register m (STm), the corresponding bit is cleared to 0.

For channel n whose operation is enabled, the value of the CKOm_n bit of serial output register m (SOM) to be described later cannot be rewritten by software, and a value reflected by a communication operation is output from the serial clock pin.

For channel n whose operation is stopped, the value of the CKOm_n bit of the SOM register can be set by software and is output from the serial clock pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

The SEm register can be read by a 16-bit memory manipulation instruction.

The lower 8 bits of the SEm register can be read with a 1-bit or 8-bit memory manipulation instruction with SEmL.

The value of each SEm register is 0000H following a reset.

Figure 15 - 15 Format of Serial Channel Enable Status Register m (SEm)

Address: F0120H, F0121H (SE0)

After reset: 0000H

R/W: R

Symbol	15	14	13	12	11	10	9	8
SE0	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	SE03	SE02	SE01	SE00

Address: F0160H, F0161H (SE1)

After reset: 0000H

R/W: R

Symbol	15	14	13	12	11	10	9	8
SE1	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	SE13	SE12	SE11	SE10

SEm _n	Indication of whether operation of channel n is enabled or stopped.
0	Operation stops
1	Operation is enabled.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

15.3.12 Serial output enable register m (SOEm)

The SOEm register is used to enable or stop output of the serial communication operation of each channel.

For channel n whose serial output is enabled, the value of the SOMn bit of serial output register m (SOM) to be described later cannot be rewritten by software, and a value reflected by a communication operation is output from the serial data output pin.

For channel n, whose serial output is stopped, the SOMn bit value of the SOM register can be set by software, and that value can be output from the serial data output pin. In this way, any waveform, such as that of a start condition/stop condition, can be created by software.

The SOEm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOEm register can be set with a 1-bit or 8-bit memory manipulation instruction with SOEmL.

The value of each SOEm register is 0000H following a reset.

Figure 15 - 16 Format of Serial Output Enable Register m (SOEm)

Address: F012AH, F012BH (SOE0)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SOE0	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	SOE03	SOE02	SOE01	SOE00

Address: F016AH, F016BH (SOE1)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SOE1	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	SOE13	SOE12	SOE11	SOE10

SOEmn	Serial output enable/stop of channel n
0	Stops output by serial communication operation.
1	Enables output by serial communication operation.

Caution Be sure to clear bits 15 to 4 of the SOE0 register, bits 15 to 2 of the SOE1 register for 30- to 64-pin products and bits 15 to 4 of the SOE1 register for 80- to 128-pin products to "0".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

15.3.13 Serial output register m (SOM)

The SOM is a buffer register for serial output of each channel.

The value of the SOMn bit of this register is output from the serial data output pin of channel n.

The value of the CKOm_n bit of this register is output from the serial clock output pin of channel n.

The SOMn bit of this register can be rewritten by software only when serial output is disabled (SOEm_n = 0). When serial output is enabled (SOEm_n = 1), rewriting by software is ignored, and the value of the register can be changed only by a serial communication operation.

The CKOm_n bit of this register can be rewritten by software only when the channel operation is stopped (SEm_n = 0).

While channel operation is enabled (SEm_n = 1), rewriting by software is ignored, and the value of the CKOm_n bit can be changed only by a serial communication operation.

To use the pin for serial interface as a port function pin, set the corresponding CKOm_n and SOMn bits to "1".

The SOM register can be set by a 16-bit memory manipulation instruction.

The value of each SOM register is 0F0FH following a reset.

Figure 15 - 17 Format of Serial Output Register m (SOM)

Address: F0128H, F0129H (SO0)

After reset: 0F0FH

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SO0	0	0	0	0	CKO03	CKO02	CKO01	CKO00
	7	6	5	4	3	2	1	0
	0	0	0	0	SO03	SO02	SO01	SO00

Address: F0168H, F0169H (SO1)

After reset: 0F0FH^{Note}

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SO1	0	0	0	0	CKO13	CKO12	CKO11	CKO10
	7	6	5	4	3	2	1	0
	0	0	0	0	SO13	SO12	SO11	SO10

CKOm _n	Serial clock output of channel n
0	Serial clock output value is "0".
1	Serial clock output value is "1".

SOmn	Serial data output of channel n
0	Serial data output value is "0".
1	Serial data output value is "1".

Note In the 30- to 64-pin products, the value of the SO1 register is 0303H following a reset.

Caution Be sure to clear bits 15 to 12 and 7 to 4 of the SO0 register to "0".
Be sure to clear bits 15 to 10 and 7 to 2 of the SO1 register for 30- to 64-pin products and bits 15 to 12 and 7 to 4 of the SO1 register for 80- to 128-pin products to "0".

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

15.3.14 Serial output level register m (SOLm)

The SOLm register is used to set inversion of the data output level of each channel.

This register can be set only in the UART mode. Be sure to set 0 for the bit corresponding the channel used in the SPI (CSI) mode or simplified I²C mode.

Inverting channel n by using this register is reflected on pin output only when serial output is enabled (SOEmn = 1).

When serial output is disabled (SOEmn = 0), the value of the SOmn bit is output as is.

Rewriting the SOLm register is prohibited when the register is in operation (when SEMn = 1).

The SOLm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SOLm register can be set with an 8-bit memory manipulation instruction with SOLmL.

The value of each SOLm register is 0000H following a reset.

Figure 15 - 18 Format of Serial Output Level Register m (SOLm)

Address: F0134H, F0135H (SOL0)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SOL0	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	SOL02	0	SOL00

Address: F0174H, F0175H (SOL1)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SOL1	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	SOL12	0	SOL10


SOLmn	Selects inversion of the level of the transmit data of channel n in UART mode
0	Communication data is output as is.
1	Communication data is inverted and output.

Caution Be sure to clear bits 15 to 3, and 1 of the SOL0 register, bits 15 to 1 of the SOL1 register for 30- to 64-pin products, and bits 15 to 3, and 1 of the SOL1 register for 80- to 128-pin products to "0".


Figure 15 - 19 shows examples in which the level of transmit data is reversed during UART transmission.

Figure 15 - 19 Examples of Reverse Transmit Data

(a) Non-reverse Output (SOLmn = 0)



(b) Reverse Output (SOLmn = 1)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2)

15.3.15 Serial standby control register m (SSCm)

The SSC0 register is used to control the startup of reception (the SNOOZE mode) while in the STOP mode when receiving CSI00 or UART0 serial data.

The SSC1^{Note} register is used to control the startup of reception (the SNOOZE mode) while in the STOP mode when receiving CSI20 or UART2 serial data.

The SSCm register can be set by a 16-bit memory manipulation instruction.

The lower 8 bits of the SSCm register can be set with an 8-bit memory manipulation instruction with SSCmL.

The value of each SSCm register is 0000H following a reset.

Caution The maximum transfer rate in the SNOOZE mode is as follows.

- When using CSI00, CSI20: Up to 1 Mbps
- When using UART0, UART2: Up to 115.2 kbps (when setting FWKUP = 1, fCLK = fIH (32 MHz))

<R>

Figure 15 - 20 Format of Serial Standby Control Register m (SSCm)

Address: F0138H, F0139H (SSC0), F0178H, F0179H (SSC1)^{Note}

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SSCm	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	SSECm	SWCm

SSECm	Selection of whether to enable or disable the generation of communication error interrupts in the SNOOZE mode
0	Enable the generation of error interrupts (INTSRE0/INTSRE2).
1	Disable the generation of error interrupts (INTSRE0/INTSRE2).
• The SSECm bit can be set to 1 or 0 only when both the SWCm and EOCmn bits are set to 1 during UART reception in the SNOOZE mode. In other cases, clear the SSECm bit to 0. • Setting SSECm, SWCm = 1, 0 is prohibited.	

SWCm	Setting of the SNOOZE mode
0	Do not use the SNOOZE mode function.
1	Use the SNOOZE mode function.
• When there is a hardware trigger signal in the STOP mode, the STOP mode is exited, and SPI (CSI) or UART reception is performed without operating the CPU (the SNOOZE mode). • The SNOOZE mode function can only be specified when the high-speed on-chip oscillator clock or medium-speed on-chip oscillator clock is selected for the CPU/peripheral hardware clock (fCLK). If any other clock is selected, specifying this mode is prohibited. • Even when using SNOOZE mode, be sure to set the SWCm bit to 0 in normal operation mode and change it to 1 just before shifting to STOP mode. Also, be sure to change the SWCm bit to 0 after returning from STOP mode to normal operation mode.	

Note The SSC1 register is only present in products with 80 to 128 pins.

Figure 15 - 21 Interrupt in UART Reception Operation in SNOOZE Mode

EOCmn Bit	SSECm Bit	Reception Ended Successfully	Reception Ended in an Error
0	0	INTSRx is generated.	INTSRx is generated.
0	1	INTSRx is generated.	INTSRx is generated.
1	0	INTSRx is generated.	INTSREx is generated.
1	1	INTSRx is generated.	No interrupt is generated.

15.3.16 Input switch control register (ISC)

The ISC1 and ISC0 bits of the ISC register are used to realize a LIN-bus communication operation by UART2 in coordination with an external interrupt and the timer array unit.

The ISC4 to ISC2 bits are used to select the serial data input source and serial clock input source of CSI00.

The ISC7 to ISC5 bits are used to select the serial data input source and serial clock input source of CSI01.

When bit 0 is set to 1, the input signal of the serial data input (RxD2) pin is selected as an external interrupt (INTP0) that can be used to detect a wakeup signal.

When bit 1 is set to 1, the input signal of the serial data input (RxD2) pin is selected as a timer input, so that wake up signal can be detected, the low width of the break field, and the pulse width of the sync field can be measured by the timer.

When bit 2 is set to 1, the ELCL output signal can be selected as the serial data input source of CSI00.

Bits 3 and 4 can be used to select the SCK00 pin input, ELCL output signal, or TO01 output signal as the serial clock input source of CSI00.

When bit 5 is set to 1, the ELCL output signal can be selected as the serial data input source of CSI01.

Bits 6 and 7 can be used to select the SCK01 pin input, ELCL output signal, or TO01 output signal as the serial clock input source of CSI01.

The ISC register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the ISC register is 00H following a reset.

Figure 15 - 22 Format of Input Switch Control Register (ISC)

Address: F0073H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ISC	ISC7	ISC6	ISC5	ISC4	ISC3	ISC2	ISC1	ISC0

ISC7	ISC6	Switch of the serial clock input source of CSI01 ^{Note 1}
0	0	Input signal of the SCK01 pin (normal operation)
0	1	ELCL output signal
1	0	TO01 output signal
1	1	Setting prohibited

ISC5	Switch of the serial data input source of CSI01 ^{Note 2}
0	Input signal of the SI01 pin (normal operation)
1	ELCL output signal

ISC4	ISC3	Switch of the serial clock input source of CSI00 ^{Note 3}
0	0	Input signal of the SCK00 pin (normal operation)
0	1	ELCL output signal
1	0	TO01 output signal
1	1	Setting prohibited

ISC2	Switch of the serial data input of CSI00 ^{Note 4}
0	Input signal of the SI00 pin (normal operation)
1	ELCL output signal

ISC1	Switching channel 7 input of timer array unit
0	Uses the input signal of the TI07 pin as a timer input (normal operation).
1	Input signal of the RxD2 pin is used as timer input (detects the wakeup signal and measures the low width of the break field and the pulse width of the sync field).

ISC0	Switching external interrupt (INTP0) input
0	Uses the input signal of the INTP0 pin as an external interrupt (normal operation).
1	Uses the input signal of the RxD2 pin as an external interrupt (wakeup signal detection).

Note 1. When UART mode or simplified I²C mode is to be selected for channel 1, set the ISC7 and ISC6 bits to 0.

Note 2. When UART mode or simplified I²C mode is to be selected for channel 1, set the ISC5 bit to 0.

Note 3. When UART mode or simplified I²C mode is to be selected for channel 0, set the ISC4 and ISC3 bits to 0.

Note 4. When UART mode or simplified I²C mode is to be selected for channel 0, set the ISC2 bit to 0.

15.3.17 Noise filter enable register 0 (NFEN0)

The NFEN0 register is used to set whether the noise filter can be used for the input signal from the serial data input pin to each channel.

Disable the noise filter of the pin used for SPI (CSI) or simplified I²C communication, by clearing the corresponding bit of this register to 0.

Enable the noise filter of the pin used for UART communication, by setting the corresponding bit of this register to 1.

When the noise filter is enabled, after synchronization is performed with the operation clock (fMCK) of the target channel, 2-clock match detection is performed. When the noise filter is disabled, only synchronization is performed with the operation clock (fMCK) of the target channel.

The NFEN0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the NFEN0 register is 00H following a reset.

Figure 15 - 23 Format of Noise Filter Enable Register 0 (NFEN0)

Address: F0070H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
NFEN0	0	SNFEN30	0	SNFEN20	0	SNFEN10	0	SNFEN00

SNFEN30	Use of noise filter of RxD3 pin
0	Noise filter OFF
1	Noise filter ON
Set SNFEN30 to 1 to use the RxD3 pin. Clear SNFEN30 to 0 to use the other than RxD3 pin.	

SNFEN20	Use of noise filter of RxD2 pin
0	Noise filter OFF
1	Noise filter ON
Set SNFEN20 to 1 to use the RxD2 pin. Clear SNFEN20 to 0 to use the other than RxD2 pin.	

SNFEN10	Use of noise filter of RxD1 pin
0	Noise filter OFF
1	Noise filter ON
Set the SNFEN10 bit to 1 to use the RxD1 pin. Clear SNFEN10 to 0 to use the other than RxD1 pin.	

SNFEN00	Use of noise filter of RxD0 pin
0	Noise filter OFF
1	Noise filter ON
Set the SNFEN00 bit to 1 to use the RxD0 pin. Clear SNFEN00 to 0 to use the other than RxD0 pin.	

Caution Be sure to clear bits 7 to 5, 3, and 1 for 30- to 64-pin products and bits 7, 5, 3, and 1 for 80- to 128-pin products to “0”.

15.3.18 Registers controlling port functions of serial input/output pins

Using the serial array unit requires setting of the registers that control the port functions multiplexed on the target channel (port mode register (PMxx), port register (Pxx), port input mode register (PIMxx), port output mode register (POMxx), port mode control A register (PMCAxx), port mode control T register (PMCTxx), port mode control E register (PMCExx), port function output enable register 1 (PFOE1)).

For details, see **4.3.1 Port mode registers (PMxx)**, **4.3.2 Port registers (Pxx)**, **4.3.4 Port input mode registers (PIMxx)**, **4.3.5 Port output mode registers (POMxx)**, **4.3.7 Port mode control A registers (PMCAxx)**, **4.3.8 Port mode control T registers (PMCTxx)**, **4.3.9 Port mode control E registers (PMCExx)**, and **4.3.15 Port function output enable registers (PFOEx)**.

Specifically, using a port pin with a multiplexed serial data or serial clock output function (e.g. P02/ANI17/SO10/TxD1) for serial data or serial clock output, requires setting the corresponding bits in the port mode control A register (PMCAxx), port mode control T register (PMCTxx), port mode control E register (PMCExx), and port mode register (PMxx) to 0, and the corresponding bit in the port register (Pxx) to 1.

And set the corresponding bit in the port function output enable register 1 (PFOE1) to 1.

When using the port pin in N-ch open-drain output (VDD tolerance^{Note 1}/EVDD tolerance^{Note 2}) mode, set the corresponding bit in the port output mode register (POMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see **4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers**.

Example: When P02/ANI17/SO10/TxD1 is to be used for serial data output

Set the PMCA02 bit of port mode control A register 0 to 0.

Set the PMCT02 bit of port mode control T register 0 to 0.

Set the PMCE02 bit of port mode control E register 0 to 0.

Set the PM02 bit of port mode register 0 to 0.

Set the P02 bit of port register 0 to 1.

Specifically, using a port pin with a multiplexed serial data or serial clock input function (e.g.

P03/ANI16/SI10/RxD1/SDA10) for serial data or serial clock input, requires setting the corresponding bit in the port mode register (PMxx) to 1, and the corresponding bits in the port mode control A register (PMCAxx), port mode control T register (PMCTxx), and port mode control E register (PMCExx) to 0. In this case, the corresponding bit in the port register (Pxx) can be set to 0 or 1.

When the TTL input buffer is selected, set the corresponding bit in the port input mode register (PIMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see **4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers**.

Example: When P03/ANI16/SI10/RxD1/SDA10 is to be used for serial data input

Set the PMCA03 bit of port mode control A register 0 to 0.

Set the PMCT03 bit of port mode control T register 0 to 0.

Set the PMCE03 bit of port mode control E register 0 to 0.

Set the PM03 bit of port mode register 0 to 1.

Set the P03 bit of port register 0 to 0 or 1.

Note 1. 30- to 52-pin products

Note 2. 64- to 128-pin products

15.3.19 UART loopback select register (ULBS)

The ULBS register is used to enable the UART loopback function. This register has bits to individually control UART channels. When the bit corresponding to each channel is set to 1, the UART loopback function is selected, and output from the transmission shift register is looped back to the reception shift register.

The ULBS register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of the ULBS register is 00H following a reset.

Figure 15 - 24 Format of UART Loopback Select Register (ULBS)

Address: F0079H

After reset: 00H

R/W: R/W

Symbol	7	6	<5>	<4>	<3>	<2>	<1>	<0>
ULBS	0	0	ULBS5	ULBS4	ULBS3	ULBS2	ULBS1	ULBS0

ULBSn	Selection of the UART loopback function
0	Inputs the states of the RxD0 to RxD3 pins of serial array unit UART0 to UART3 to the reception shift register.
1	Loops back output from the transmission shift register to the reception shift register.

Caution Be sure to set bits 6 and 7 to “0”.

Remark n = 0 to 3

15.4 Operation Stop Mode

Each serial interface of serial array unit has the operation stop mode.

In this mode, serial communication cannot be executed, thus reducing the power consumption.

In addition, the pin for serial interface can be used as port function pins in this mode.

15.4.1 Stopping the Operation by Units


The stopping of the operation by units is set by using peripheral enable register 0 (PER0).

The PER0 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

To stop the operation of serial array unit 0, set bit 2 (SAU0EN) to 0. To stop the operation of serial array unit 1, set bit 3 (SAU1EN) to 0.

Figure 15 - 25 Peripheral Enable Register 0 (PER0) Setting When Stopping the Operation by Units

(a) Peripheral enable register 0 (PER0) ... Set only the bit of SAUm to be stopped to 0.



Note These bits are only present in products with 80, 100, and 128 pins.

Caution 1. If SAUmEN = 0, writing to the registers which control serial array unit m is ignored, and, even if the register is read, only the initial value is read

Note that this does not apply to the following registers.

- Input switch control register (ISC)
- Noise filter enable register 0 (NFEN0)
- Port input mode registers 0, 1, 4, 5, 8, 14 (PIM0, PIM1, PIM4, PIM5, PIM8, PIM14)
- Port output mode registers 0, 1, 4, 5, 7 to 9, 14 (POM0, POM1, POM4, POM5, POM7 to POM9, POM14)
- Port mode control A registers 0, 3, 14 (PMCA0, PMCA3, PMCA14)
- Port mode control T registers 0, 3 (PMCT0, PMCT3)
- Port mode control E register 0 (PMCE0)
- Port mode registers 0, 1, 3 to 5, 7 to 9, 14 (PM0, PM1, PM3 to PM5, PM7 to PM9, PM14)
- Port registers 0, 1, 3 to 5, 7 to 9, 14 (P0, P1, P3 to P5, P7 to P9, P14)

Caution 2. Be sure to clear the following bits to 0.

Bits 6 and 1 in the 30-, 32-, 36-, 40-, 44-, 48-, 52-, and 64-pin products

Remark ×: Bits not used with serial array units (depending on the settings of other peripheral functions)

0/1: Set to 0 or 1 depending on the usage of the user


15.4.2 Stopping the Operation by Channels

The stopping of the operation by channels is set using each of the following registers.

Figure 15 - 26 Each Register Setting When Stopping the Operation by Channels

(a) Serial channel stop register m (STm)


... The STm is a trigger register that is used to enable stopping communication/count by each channel.



* Because the STmn bit is a trigger bit, it is cleared immediately when SEMn = 0.

(b) Serial channel enable status register m (SEm)

... This register indicates whether data transmission/reception operation of each channel is enabled or stopped.



* The SEm is a read-only status register, whose operation is stopped by using the STm register.
With a channel whose operation is stopped, the value of the CKOm bit of the SOM register can be set by software.

(c) Serial output enable register m (SOEm)


... This register is used to enable or stop output of the serial communication operation of each channel.



* For channel n, whose serial output is stopped, the SOMn bit value of the SOM register can be set by software.

(d) Serial output register m (SOM)

...The SOM is a buffer register for serial output of each channel.



* When using pins corresponding to each channel as port function pins, set the corresponding CKOm, SOMn bits to "1".

Note These bits are only present in products with 80 to 128 pins of serial array unit 1.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3)

Remark 2. : Setting disabled (fixed by hardware), 0/1: Set to 0 or 1 depending on the usage of the user

15.5 Operation of 3-Wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) Communication

This is a clocked communication function that uses three lines: serial clock (SCK) and serial data (SI and SO) lines.

[Data transmission/reception]

- Data length of 7 or 8 bits
- Phase control of transmit/receive data
- MSB/LSB first selectable

[Clock control]

- Master/slave selection
- Phase control of I/O clock
- Setting of transfer period by prescaler and internal counter of each channel
- Maximum transfer rate^{Note}

During master communication:	Max. $f_{CLK}/2$ (CSI00 only)
	Max. $f_{CLK}/4$
During slave communication:	Max. $f_{MCK}/6$

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt

[Error detection flag]

- Overrun error

In addition, SPIs (CSIs) of following channels support the SNOOZE mode. In the SNOOZE mode, data can be received without CPU processing upon detecting SCK input in the STOP mode. The SNOOZE mode is only available in the following SPIs (CSIs), which support asynchronous reception.

- 30- to 64-pin products: CSI00
- 80- to 128-pin products: CSI00, CSI20

Note Set up the transfer rate within a range satisfying the SCK cycle time (t_{KCY}). For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** $T_A = -40$ to $+105^\circ\text{C}$.

The channels supporting 3-wire serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) are channels 0 to 3 of SAU0 and channels 0 to 3 of SAU1.

<30- and 32-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	—		—

<36-, 40-, and 44-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<48- and 52-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<64-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	CSI10	UART1	IIC10
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<80-, 100-, and 128-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	CSI10	UART1	IIC10
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21
	2	CSI30	UART3	IIC30
	3	CSI31		IIC31

3-wire serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) performs the following seven types of communication operations.

- Master transmission (See **15.5.1.**)
- Master reception (See **15.5.2.**)
- Master transmission/reception (See **15.5.3.**)
- Slave transmission (See **15.5.4.**)
- Slave reception (See **15.5.5.**)
- Slave transmission/reception (See **15.5.6.**)
- SNOOZE mode function (See **15.5.7.**)

15.5.1 Master Transmission

Master transmission is that the RL78 microcontroller outputs a transfer clock and transmits data to another device.

3-Wire Serial SPI	CSI00	CSI01	CSI10	CSI11	CSI20	CSI21	CSI30	CSI31
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	Channel 1 of SAU1	Channel 2 of SAU1	Channel 3 of SAU1
Pins used	SCK00, SO00	SCK01, SO01	SCK10, SO10	SCK11, SO11	SCK20, SO20	SCK21, SO21	SCK30, SO30	SCK31, SO31
Interrupt	INTCSI00	INTCSI01	INTCSI10	INTCSI11	INTCSI20	INTCSI21	INTCSI30	INTCSI31
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.							
Error detection flag	None							
Transfer data length	7 or 8 bits							
Transfer rate ^{Note}	Max. $f_{CLK}/2$ [Hz] (CSI00 only), $f_{CLK}/4$ [Hz] Min. $f_{CLK}(2 \times 2^{15} \times 128)$ [Hz] f_{CLK} : System clock frequency							
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data output starts from the start of the operation of the serial clock. • DAPmn = 1: Data output starts half a clock cycle before the start of the serial clock operation.							
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse							
Data direction	MSB or LSB first							

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** $T_A = -40$ to $+105^\circ\text{C}$.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13


(1) Register setting

Figure 15 - 27 Example of Contents of Registers for Master Transmission of 3-Wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31)


(a) Serial mode register mn (SMRmn)




(b) Serial communication operation setting register mn (SCRmn)




(c) Serial data register mn (SDRmn) (lower 8 bits: SIOp)



(d) Serial output register m (SOM) ... Set only the bit of the target channel.



(e) Serial output enable register m (SOEm) ... Set only the bit of the target channel to 1.



- (f) Serial channel start register m (SSm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

Note Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Remark 2. : Setting is fixed in the SPI (CSI) master transmission mode, : Setting disabled (set to the initial value)
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 15 - 28 Initial Setting Procedure for Master Transmission




Figure 15 - 29 Procedure for Stopping Master Transmission






Figure 15 - 30 Procedure for Resuming Master Transmission



Remark If PRR0 is rewritten while stopping the communication to reset the serial array unit, wait until the communication target (slave) stops or communication finishes, and then perform initialization instead of restarting the communication.


(3) Processing flow (in single-transmission mode)

Figure 15 - 31 Timing Chart of Master Transmission (in Single-Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0)




Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13

Figure 15 - 32 Flowchart of Master Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)

Figure 15 - 33 Timing Chart of Master Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0)




Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SSRmn) can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13

Figure 15 - 34 Flowchart of Master Transmission (in Continuous Transmission Mode)



Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 15 - 33 Timing Chart of Master Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0).

15.5.2 Master Reception

Master reception is that the RL78 microcontroller outputs a transfer clock and receives data from another device.

3-Wire Serial SPI	CSI00	CSI01	CSI10	CSI11	CSI20	CSI21	CSI30	CSI31
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	Channel 1 of SAU1	Channel 2 of SAU1	Channel 3 of SAU1
Pins used	SCK00, SI00	SCK01, SI01	SCK10, SI10	SCK11, SI11	SCK20, SI20	SCK21, SI21	SCK30, SI30	SCK31, SI31
Interrupt	INTCSI00	INTCSI01	INTCSI10	INTCSI11	INTCSI20	INTCSI21	INTCSI30	INTCSI31
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.							
Error detection flag	Overrun error detection flag (OVFmn) only							
Transfer data length	7 or 8 bits							
Transfer rate ^{Note}	Max. $f_{CLK}/2$ [Hz] (CSI00 only), $f_{CLK}/4$ [Hz] Min. $f_{CLK}/(2 \times 2^{15} \times 128)$ [Hz] f_{CLK} : System clock frequency							
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data input starts from the start of the operation of the serial clock. • DAPmn = 1: Data input starts half a clock cycle before the start of the serial clock operation.							
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse							
Data direction	MSB or LSB first							

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** $T_A = -40$ to $+105^\circ\text{C}$.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13


(1) Register setting

Figure 15 - 35 Example of Contents of Registers for Master Reception of 3-Wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31)


(a) Serial mode register mn (SMRmn)




(b) Serial communication operation setting register mn (SCRmn)




(c) Serial data register mn (SDRmn) (lower 8 bits: SIOp)



(d) Serial output register m (SOM) ... Set only the bit of the target channel.



(e) Serial output enable register m (SOEm) ... This register is not used in this mode.



- (f) Serial channel start register m (SSm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

Note Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Remark 2. : Setting is fixed in the SPI (CSI) master reception mode, : Setting disabled (set to the initial value)
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 15 - 36 Initial Setting Procedure for Master Reception




Figure 15 - 37 Procedure for Stopping Master Reception






Figure 15 - 38 Procedure for Resuming Master Reception



Remark If PRR0 is rewritten while stopping the communication to reset the serial array unit, wait until the communication target (slave) stops or communication finishes, and then perform initialization instead of restarting the communication.


(3) Processing flow (in single-reception mode)

Figure 15 - 39 Timing Chart of Master Reception (in Single-Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)




Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13

Figure 15 - 40 Flowchart of Master Reception (in Single-Reception Mode)



(4) Processing flow (in continuous reception mode)

Figure 15 - 41 Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)




Caution The MDmn0 bit can be rewritten even during operation.

However, rewrite it before receive of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last receive data.

Remark 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 15 - 42 Flowchart of Master Reception (in Continuous Reception Mode).

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Figure 15 - 42 Flowchart of Master Reception (in Continuous Reception Mode)



Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 15 - 41 Timing Chart of Master Reception (in Continuous Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

15.5.3 Master Transmission/Reception

Master transmission/reception is that the RL78 microcontroller outputs a transfer clock and transmits/receives data to/from other device.

3-Wire Serial SPI	CSI00	CSI01	CSI10	CSI11	CSI20	CSI21	CSI30	CSI31
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	Channel 1 of SAU1	Channel 2 of SAU1	Channel 3 of SAU1
Pins used	SCK00, SI00, SO00	SCK01, SI01, SO01	SCK10, SI10, SO10	SCK11, SI11, SO11	SCK20, SI20, SO20	SCK21, SI21, SO21	SCK30, SI30, SO30	SCK31, SI31, SO31
Interrupt	INTCSI00	INTCSI01	INTCSI10	INTCSI11	INTCSI20	INTCSI21	INTCSI30	INTCSI31
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.							
Error detection flag	Overrun error detection flag (OVFmn) only							
Transfer data length	7 or 8 bits							
Transfer rate ^{Note}	Max. $f_{CLK}/2$ [Hz] (CSI00 only), $f_{CLK}/4$ [Hz] Min. $f_{CLK}/(2 \times 2^{15} \times 128)$ [Hz] f_{CLK} : System clock frequency							
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data I/O starts at the start of the operation of the serial clock. • DAPmn = 1: Data I/O starts half a clock cycle before the start of the serial clock operation.							
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse							
Data direction	MSB or LSB first							

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS Ta = -40 to +105°C**.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13


(1) Register setting

Figure 15 - 43 Example of Contents of Registers for Master Transmission/Reception of 3-Wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31)


(a) Serial mode register mn (SMRmn)




(b) Serial communication operation setting register mn (SCRmn)




(c) Serial data register mn (SDRmn) (lower 8 bits: SIOp)



(d) Serial output register m (SOM) ... Set only the bit of the target channel.



(e) Serial output enable register m (SOEm) ... Set only the bit of the target channel to 1.



- (f) Serial channel start register m (SSm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

Note Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Remark 2. ☐: Setting is fixed in the SPI (CSI) master transmission/reception mode, ☐: Setting disabled (set to the initial value)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 15 - 44 Initial Setting Procedure for Master Transmission/Reception




Figure 15 - 45 Procedure for Stopping Master Transmission/Reception






Figure 15 - 46 Procedure for Resuming Master Transmission/Reception




(3) Processing flow (in single-transmission/reception mode)

Figure 15 - 47 Timing Chart of Master Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)




Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Figure 15 - 48 Flowchart of Master Transmission/Reception (in Single-Transmission/Reception Mode)



(4) Processing flow (in continuous transmission/reception mode)

Figure 15 - 49 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Note 1. If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Note 2. The transmit data can be read by reading the SDRmn register during this period. Reading this register does not affect the transfer operation.


Caution The MDmn0 bit of serial mode register mn (SSRmn) can be rewritten even during operation.

However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

Remark 1. <1> to <8> in the figure correspond to <1> to <8> in **Figure 15 - 50 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)**.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Figure 15 - 50 Flowchart of Master Transmission/Reception (in Continuous Transmission/Reception Mode)



Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 15 - 49 Timing Chart of Master Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

15.5.4 Slave Transmission

Slave transmission is that the RL78 microcontroller transmits data to another device in the state of a transfer clock being input from another device.

3-Wire Serial SPI	CSI00	CSI01	CSI10	CSI11	CSI20	CSI21	CSI30	CSI31
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	Channel 1 of SAU1	Channel 2 of SAU1	Channel 3 of SAU1
Pins used	SCK00, SO00	SCK01, SO01	SCK10, SO10	SCK11, SO11	SCK20, SO20	SCK21, SO21	SCK30, SO30	SCK31, SO31
Interrupt	INTCSI00	INTCSI01	INTCSI10	INTCSI11	INTCSI20	INTCSI21	INTCSI30	INTCSI31
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.							
Error detection flag	Overrun error detection flag (OVFmn) only							
Transfer data length	7 or 8 bits							
Transfer rate	Max. $f_{MCK}/6$ [Hz] ^{Notes 1, 2}							
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data output starts from the start of the operation of the serial clock. • DAPmn = 1: Data output starts half a clock cycle before the start of the serial clock operation.							
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse							
Data direction	MSB or LSB first							

Note 1. Because the external serial clock input to the SCK00, SCK01, SCK10, SCK11, SCK20, SCK21, SCK30, and SCK31 pins is sampled internally and used, the fastest transfer rate is $f_{MCK}/6$ [Hz].

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^\circ\text{C}$** .


Remark 1. f_{MCK} : Operation clock frequency of target channel
 f_{SCK} : Serial clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13


(1) Register setting

Figure 15 - 51 Example of Contents of Registers for Slave Transmission of 3-Wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31)


(a) Serial mode register mn (SMRmn)




(b) Serial communication operation setting register mn (SCRmn)




(c) Serial data register mn (SDRmn) (lower 8 bits: SIOP)



(d) Serial output register m (SOM) ... Set only the bit of the target channel.



(e) Serial output enable register m (SOEm) ... Set only the bit of the target channel to 1.



- (f) Serial channel start register m (SSm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13

Remark 2. : Setting is fixed in the SPI (CSI) slave transmission mode, : Setting disabled (set to the initial value)
×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 15 - 52 Initial Setting Procedure for Slave Transmission




Figure 15 - 53 Procedure for Stopping Slave Transmission






Figure 15 - 54 Procedure for Resuming Slave Transmission



Remark If PRR0 is rewritten while stopping the communication to reset the serial array unit, wait until the communication target (master) stops or communication finishes, and then perform initialization instead of restarting the communication.


(3) Processing flow (in single-transmission mode)

Figure 15 - 55 Timing Chart of Slave Transmission (in Single-Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0)




Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13

Figure 15 - 56 Flowchart of Slave Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)

Figure 15 - 57 Timing Chart of Slave Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0)




Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SSRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Figure 15 - 58 Flowchart of Slave Transmission (in Continuous Transmission Mode)



Remark <1> to <6> in the figure correspond to <1> to <6> in Figure 15 - 57 Timing Chart of Slave Transmission (in Continuous Transmission Mode) (Type 1: DAPmn = 0, CKPmn = 0).

15.5.5 Slave Reception

Slave reception is that the RL78 microcontroller receives data from another device in the state of a transfer clock being input from another device.

3-Wire Serial SPI	CSI00	CSI01	CSI10	CSI11	CSI20	CSI21	CSI30	CSI31
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	Channel 1 of SAU1	Channel 2 of SAU1	Channel 3 of SAU1
Pins used	SCK00, SI00	SCK01, SI01	SCK10, SI10	SCK11, SI11	SCK20, SI20	SCK21, SI21	SCK30, SI30	SCK31, SI31
Interrupt	INTCSI00	INTCSI01	INTCSI10	INTCSI11	INTCSI20	INTCSI21	INTCSI30	INTCSI31
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)							
Error detection flag	Overrun error detection flag (OVFmn) only							
Transfer data length	7 or 8 bits							
Transfer rate	Max. $f_{MCK}/6$ [Hz] ^{Notes 1, 2}							
Data phase	Selectable by the DAPmn bit of the SCRmn register • DAPmn = 0: Data input starts from the start of the operation of the serial clock. • DAPmn = 1: Data input starts half a clock cycle before the start of the serial clock operation.							
Clock phase	Selectable by the CKPmn bit of the SCRmn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse							
Data direction	MSB or LSB first							

Note 1. Because the external serial clock input to the SCK00, SCK01, SCK10, SCK11, SCK20, SCK21, SCK30, and SCK31 pins is sampled internally and used, the fastest transfer rate is $f_{MCK}/6$ [Hz].

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^\circ\text{C}$** .


Remark 1. f_{MCK} : Operation clock frequency of target channel
 f_{SCK} : Serial clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13


(1) Register setting

Figure 15 - 59 Example of Contents of Registers for Slave Reception of 3-Wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31)


(a) Serial mode register mn (SMRmn)




(b) Serial communication operation setting register mn (SCRmn)




(c) Serial data register mn (SDRmn) (lower 8 bits: SIOp)



(d) Serial output register m (SOM) ... This register is not used in this mode.



(e) Serial output enable register m (SOEm) ... This register is not used in this mode.



- (f) Serial channel start register m (SSm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

Note Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Remark 2. : Setting is fixed in the slave reception mode, : Setting disabled (set to the initial value)
 ×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)
 0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 15 - 60 Initial Setting Procedure for Slave Reception




Figure 15 - 61 Procedure for Stopping Slave Reception






Figure 15 - 62 Procedure for Resuming Slave Reception



Remark If PRR0 is rewritten while stopping the communication to reset the serial array unit, wait until the communication target (master) stops or communication finishes, and then perform initialization instead of restarting the communication.


(3) Processing flow (in single-reception mode)

Figure 15 - 63 Timing Chart of Slave Reception (in Single-Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13

Figure 15 - 64 Flowchart of Slave Reception (in Single-Reception Mode)



15.5.6 Slave Transmission/Reception

Slave transmission/reception is that the RL78 microcontroller transmits/receives data to/from another device in the state of a transfer clock being input from another device.

3-Wire Serial SPI	CSI00	CSI01	CSI10	CSI11	CSI20	CSI21	CSI30	CSI31
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	Channel 1 of SAU1	Channel 2 of SAU1	Channel 3 of SAU1
Pins used	SCK00, SI00, SO00	SCK01, SI01, SO01	SCK10, SI10, SO10	SCK11, SI11, SO11	SCK20, SI20, SO20	SCK21, SI21, SO21	SCK30, SI30, SO30	SCK31, SI31, SO31
Interrupt	INTCSI00	INTCSI01	INTCSI10	INTCSI11	INTCSI20	INTCSI21	INTCSI30	INTCSI31
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.							
Error detection flag	Overrun error detection flag (OVFmn) only							
Transfer data length	7 or 8 bits							
Transfer rate	Max. $f_{MCK}/6$ [Hz] ^{Notes 1, 2}							
Data phase	Selectable by the DAPmn bit of the SCRMn register • DAPmn = 0: Data I/O starts at the start of the operation of the serial clock. • DAPmn = 1: Data I/O starts half a clock cycle before the start of the serial clock operation.							
Clock phase	Selectable by the CKPmn bit of the SCRMn register • CKPmn = 0: Non-reverse • CKPmn = 1: Reverse							
Data direction	MSB or LSB first							

Note 1. Because the external serial clock input to the SCK00, SCK01, SCK10, SCK11, SCK20, SCK21, SCK30, and SCK31 pins is sampled internally and used, the fastest transfer rate is $f_{MCK}/6$ [Hz].

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^\circ\text{C}$** .


Remark 1. f_{MCK} : Operation clock frequency of target channel
 f_{SCK} : Serial clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13


(1) Register setting

Figure 15 - 65 Example of Contents of Registers for Slave Transmission/Reception of 3-Wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31)


(a) Serial mode register mn (SMRmn)




(b) Serial communication operation setting register mn (SCRmn)




(c) Serial data register mn (SDRmn) (lower 8 bits: SIOP)



(d) Serial output register m (SOM) ... Set only the bit of the target channel.



(e) Serial output enable register m (SOEm) ... Set only the bit of the target channel to 1.



- (f) Serial channel start register m (SSm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

Note Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13


Remark 2. : Setting is fixed in the SPI (CSI) slave transmission/reception mode, : Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 15 - 66 Initial Setting Procedure for Slave Transmission/Reception



Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Figure 15 - 67 Procedure for Stopping Slave Transmission/Reception





Figure 15 - 68 Procedure for Resuming Slave Transmission/Reception




Caution 1. Be sure to set transmit data to the SIOp register before the clock from the master is started.

Caution 2. If PRR0 is rewritten while stopping the communication to reset the serial array unit, wait until the communication target (master) stops or communication finishes, and then perform initialization instead of restarting the communication.


(3) Processing flow (in single-transmission/reception mode)

Figure 15 - 69 Timing Chart of Slave Transmission/Reception (in Single-Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13


Figure 15 - 70 Flowchart of Slave Transmission/Reception (in Single-Transmission/Reception Mode)



Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

(4) Processing flow (in continuous transmission/reception mode)

Figure 15 - 71 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0)



Note 1. If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.


Note 2. The transmit data can be read by reading the SDRmn register during this period. At this time, the transfer operation is not affected.

Caution The MDmn0 bit of serial mode register mn (SSRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

Remark 1. <1> to <8> in the figure correspond to <1> to <8> in Figure 15 - 72 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode).

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Figure 15 - 72 Flowchart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode)



Caution Be sure to set transmit data to the SIOp register before the clock from the master is started.

Remark <1> to <8> in the figure correspond to <1> to <8> in Figure 15 - 71 Timing Chart of Slave Transmission/Reception (in Continuous Transmission/Reception Mode) (Type 1: DAPmn = 0, CKPmn = 0).

15.5.7 SNOOZE Mode Function

The SNOOZE mode makes the SPI (CSI) perform reception operations upon SCKp pin input detection while in the STOP mode. Normally the SPI (CSI) stops communication in the STOP mode. However, using the SNOOZE mode enables the SPI (CSI) to perform reception operations without CPU operation upon detection of the SCKp pin input. Only the following channels can be set to the SNOOZE mode.

- 30- to 64-pin products: CSI00
- 80- to 128-pin products: CSI00, CSI20

When using the SPI (CSI) in SNOOZE mode, make the following setting before switching to the STOP mode (See **Figure 15 - 74 Flowchart of SNOOZE Mode Operation (once startup)** and **Figure 15 - 76 Flowchart of SNOOZE Mode Operation (continuous startup)**.)

- When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 just before switching to the STOP mode. After the initial setting has been completed, set the SSm0 bit of serial channel start register m (SSm) to 1.
- The CPU shifts to the SNOOZE mode on detecting the valid edge of the SCKp signal following a transition to the STOP mode.


A CSIp starts reception on detecting input of the serial clock on the SCKp pin.

Caution 1. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock or medium-speed on-chip oscillator clock is selected for fCLK.

Caution 2. The maximum transfer rate when using CSIp in the SNOOZE mode is 1 Mbps.

(1) SNOOZE mode operation (once startup)

Figure 15 - 73 Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0)



Note Only read received data while SWCm = 1 and before the next valid edge of the SCKp pin input is detected.

Caution 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (the SEm0 bit is cleared and the operation stops). After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).


Caution 2. When SWCm = 1, the BFFm0 and OVFM0 flags will not change.

Remark 1. <1> to <11> in the figure correspond to <1> to <11> in **Figure 15 - 74 Flowchart of SNOOZE Mode Operation (once startup)**.

Remark 2. 30- to 64-pin products: m = 0; p = 00

80- to 128-pin products: m = 0, 1; p = 00, 20

Figure 15 - 74 Flowchart of SNOOZE Mode Operation (once startup)




Remark 1. <1> to <11> in the figure correspond to <1> to <11> in **Figure 15 - 73 Timing Chart of SNOOZE Mode Operation (once startup) (Type 1: DAPmn = 0, CKPmn = 0).**

Remark 2. 30- to 64-pin products: m = 0; p = 00

80- to 128-pin products: m = 0, 1; p = 00, 20

(2) SNOOZE mode operation (continuous startup)

Figure 15 - 75 Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0)



Note Only read received data while SWCm = 1 and before the next valid edge of the SCKp pin input is detected.

Caution 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm0 bit to 1 (the SEm0 bit is cleared and the operation stops). After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).


Caution 2. When SWCm = 1, the BFFm0 and OVfm0 flags will not change.

Remark 1. <1> to <10> in the figure correspond to <1> to <10> in **Figure 15 - 76 Flowchart of SNOOZE Mode Operation (continuous startup)**.

Remark 2. 30- to 64-pin products: m = 0; p = 00

80- to 128-pin products: m = 0, 1; p = 00, 20

Figure 15 - 76 Flowchart of SNOOZE Mode Operation (continuous startup)



Remark 1. <1> to <10> in the figure correspond to <1> to <10> in **Figure 15 - 75 Timing Chart of SNOOZE Mode Operation (continuous startup) (Type 1: DAPmn = 0, CKPmn = 0).**

Remark 2. 30- to 64-pin products: m = 0; p = 00

80- to 128-pin products: m = 0, 1; p = 00, 20

15.5.8 Calculating Transfer Clock Frequency

The transfer clock frequency for 3-wire serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) communication can be calculated by the following expressions.

(1) Master

$$(\text{Transfer clock frequency}) = \{\text{Operation clock (fMCK) frequency of target channel}\} \div (\text{SDRmn}[15:9] + 1) \div 2 [\text{Hz}]$$

(2) Slave

$$(\text{Transfer clock frequency}) = \{\text{Frequency of serial clock (SCK) supplied by master}\} \text{Note} [\text{Hz}]$$

Note The permissible maximum transfer clock frequency is fMCK/6.

Remark The value of SDRmn[15:9] is the value of bits 15 to 9 of serial data register mn (SDRmn) (0000000B to 1111111B) and therefore is 0 to 127.

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 15 - 2 Selection of Operation Clock For 3-Wire Serial SPI (1/2)

SMRmn Register	SPSm Register								Operation Clock (fMCK)Note	
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fCLK = 32 MHz
0	x	x	x	x	0	0	0	0	fCLK	32 MHz
	x	x	x	x	0	0	0	1	fCLK/2	16 MHz
	x	x	x	x	0	0	1	0	fCLK/2 ²	8 MHz
	x	x	x	x	0	0	1	1	fCLK/2 ³	4 MHz
	x	x	x	x	0	1	0	0	fCLK/2 ⁴	2 MHz
	x	x	x	x	0	1	0	1	fCLK/2 ⁵	1 MHz
	x	x	x	x	0	1	1	0	fCLK/2 ⁶	500 kHz
	x	x	x	x	0	1	1	1	fCLK/2 ⁷	250 kHz
	x	x	x	x	1	0	0	0	fCLK/2 ⁸	125 kHz
	x	x	x	x	1	0	0	1	fCLK/2 ⁹	62.5 kHz
	x	x	x	x	1	0	1	0	fCLK/2 ¹⁰	31.25 kHz
	x	x	x	x	1	0	1	1	fCLK/2 ¹¹	15.63 kHz
	x	x	x	x	1	1	0	0	fCLK/2 ¹²	7.81 kHz
	x	x	x	x	1	1	0	1	fCLK/2 ¹³	3.91 kHz
	x	x	x	x	1	1	1	0	fCLK/2 ¹⁴	1.95 kHz
	x	x	x	x	1	1	1	1	fCLK/2 ¹⁵	977 Hz

Table 15 - 2 Selection of Operation Clock For 3-Wire Serial SPI (2/2)

SMRmn Register	SPSm Register								Operation Clock (fMCK) ^{Note}	
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fCLK = 32 MHz
1	0	0	0	0	x	x	x	x	fCLK	32 MHz
	0	0	0	1	x	x	x	x	fCLK/2	16 MHz
	0	0	1	0	x	x	x	x	fCLK/2 ²	8 MHz
	0	0	1	1	x	x	x	x	fCLK/2 ³	4 MHz
	0	1	0	0	x	x	x	x	fCLK/2 ⁴	2 MHz
	0	1	0	1	x	x	x	x	fCLK/2 ⁵	1 MHz
	0	1	1	0	x	x	x	x	fCLK/2 ⁶	500 kHz
	0	1	1	1	x	x	x	x	fCLK/2 ⁷	250 kHz
	1	0	0	0	x	x	x	x	fCLK/2 ⁸	125 kHz
	1	0	0	1	x	x	x	x	fCLK/2 ⁹	62.5 kHz
	1	0	1	0	x	x	x	x	fCLK/2 ¹⁰	31.25 kHz
	1	0	1	1	x	x	x	x	fCLK/2 ¹¹	15.63 kHz
	1	1	0	0	x	x	x	x	fCLK/2 ¹²	7.81 kHz
	1	1	0	1	x	x	x	x	fCLK/2 ¹³	3.91 kHz
	1	1	1	0	x	x	x	x	fCLK/2 ¹⁴	1.95 kHz
	1	1	1	1	x	x	x	x	fCLK/2 ¹⁵	977 Hz
Other than above									Setting prohibited	

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remark 1. x: Don't care

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

15.5.9 Procedure for Processing Errors that Occurred During 3-wire Serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) Communication

The procedure for processing errors that occurred during 3-wire serial SPI (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) communication is described in **Figure 15 - 77**.

Figure 15 - 77 Processing Procedure in Case of Overrun Error

Software Manipulation	State of the Hardware	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	The error flag is cleared.	The error only during reading can be cleared, by writing the value read from the SSRmn register to the SIRmn register without modification.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

The serial data output (SO00, SO01) and serial clock output (SCK00, SCK01) of channels 0 and 1 of serial array unit 0 can be selected as input for the logic and event link controller (ELCL). When the serial data output and serial clock output signals are to be used for event input to the ELCL but not for output to the SO0m and SCK0m pins, set the corresponding bit in port function output enable register 0 (PFOE0) to 0. See **4.3.15 Port function output enable registers (PFOEx)** for details.

15.6 Operation of UART (UART0 to UART3) Communication

This is a start-stop synchronization communication function using two lines: serial data transmission (TxD) and serial data reception (RxD) lines. By using these two communication lines, each data frame, which consist of a start bit, data, parity bit, and stop bit, is transferred asynchronously (using the internal baud rate) between the microcontroller and the other communication party. Full-duplex asynchronous communication UART communication can be performed by using a channel dedicated to transmission (even-numbered channel) and a channel dedicated to reception (odd-numbered channel). The LIN-bus can be implemented by using UART2, timer array unit 0 (channel 7), and an external interrupt (INTP0).

[Data transmission/reception]

- Data length of 7, 8, or 9 bits **Note**
- MSB/LSB first selectable
- Level setting of transmit/receive data (selecting whether to reverse the level)
- Parity bit appending and parity check functions
- Stop bit appending, stop bit check function

[Interrupt function]

- Transfer end interrupt/buffer empty interrupt
- Error interrupt in case of framing error, parity error, or overrun error

[Error detection flag]

- Framing error, parity error, or overrun error

In addition, UART reception of following channels supports the SNOOZE mode. In the SNOOZE mode, data can be received without CPU processing upon detecting RxD input in the STOP mode. The SNOOZE mode is only available in the following UARTs, which support the reception baud rate adjustment function.

- 30- to 64-pin products: UART0
- 80- to 128-pin products: UART0, UART2

The LIN-bus is accepted in UART2 (channels 0 and 1 of unit 1) (30-pin to 128-pin products only).

[LIN-bus functions]

- Wakeup signal detection
 - Break field (BF) detection
 - Sync field measurement, baud rate calculation
- } Using the external interrupt (INTP0) and the timer array unit 0 (channel 7)

Note Only the following UARTs support the 9-bit data length.

- 30- to 64-pin products: UART0
- 80- to 128-pin products: UART0, UART2

When the medium-speed on-chip oscillator clock (f_{IM}) or low-speed on-chip oscillator clock (f_{IL}) is selected for f_{CLK}, use the medium-speed on-chip oscillator trimming register (MIOTRM) or the low-speed on-chip oscillator trimming register (LIOTRM) to correct the accuracy of the oscillation frequency.

UART0 uses channels 0 and 1 of SAU0.

UART1 uses channels 2 and 3 of SAU0.

UART2 uses channels 0 and 1 of SAU1.

UART3 uses channels 2 and 3 of SAU1.

<30- and 32-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	—		—

<36-, 40-, and 44-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<48- and 52-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<64-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	CSI10	UART1	IIC10
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<80-, 100-, and 128-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	CSI10	UART1	IIC10
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21
	2	CSI30	UART3	IIC30
	3	CSI31		IIC31

Select a single function for each channel. Only the selected function is possible. If UART0 is selected for channels 0 and 1 of unit 0, for example, the CSI00 and CSI01 functions cannot be used. At this time, however, channel 2 or 3 of the same unit can be used for a function other than UART0, such as CSI10, UART1, and IIC10.

Caution When using a serial array unit for UART, both the transmitter side (even-numbered channel) and the receiver side (odd-numbered channel) can only be used for UART.

UART performs the following four types of communication operations.

- UART transmission (See **15.6.1.**)
- UART reception (See **15.6.2.**)
- LIN transmission (UART2 only) (See **15.7.1.**)
- LIN reception (UART2 only) (See **15.7.2.**)

15.6.1 UART Transmission

UART transmission is an operation to transmit data from the RL78 microcontroller to another device asynchronously (start-stop synchronization).

Of two channels used for UART, the even channel is used for UART transmission.

UART	UART0	UART1	UART2	UART3
Target channel	Channel 0 of SAU0	Channel 2 of SAU0	Channel 0 of SAU1	Channel 2 of SAU1
Pins used	TxD0	TxD1	TxD2	TxD3
Interrupt	INTST0	INTST1	INTST2	INTST3
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.			
Error detection flag	None			
Transfer data length	7, 8, or 9 bits Note 1			
Transfer rate Note 2	Max. $f_{MCK}/6$ [bps] ($SDR_{mn}[15:9] = 2$ or more), Min. $f_{CLK}/(2 \times 2^{15} \times 128)$ [bps]			
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)			
Parity bit	The following selectable • No parity bit • Appending 0 parity • Appending even parity • Appending odd parity			
Stop bit	The following selectable • Appending 1 bit • Appending 2 bit			
Data direction	MSB or LSB first			

Note 1. Only the following UARTs support the 9-bit data length.

- 30- to 64-pin products: UART0
- 80- to 128-pin products: UART0, UART2

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^\circ\text{C}$** .

Remark 1. f_{MCK} : Operation clock frequency of target channel

f_{CLK} : System clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12


(1) Register setting

Figure 15 - 78 Example of Contents of Registers for UART Transmission of UART (UART0 to UART3) (1/2)


(a) Serial mode register mn (SMRmn)




(b) Serial communication operation setting register mn (SCRmn)



(c) Serial data register mn (SDRmn) (lower 8 bits: TxDq)



(d) Serial output level register m (SOLm) ... Set only the bit of the target channel.



Note 1. Only provided for the SCR00 register and the SCR10 register of the 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Note 2. When UART0 performs 9-bit communication, bits 0 to 8 of the SDRm0 register are used as the transmission data specification area. Only the following UARTs support the 9-bit data length.

- 30- to 64-pin products: UART0
- 80- to 128-pin products: UART0 and UART2

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3),
 mn = 00, 02, 10, 12

Remark 2. : Setting is fixed in the UART transmission mode, : Setting disabled (set to the initial value)
 0/1: Set to 0 or 1 depending on the usage of the user

Figure 15 - 78 Example of Contents of Registers for UART Transmission of UART (UART0 to UART3) (2/2)

- (e) Serial output register m (SOM) ... Set only the bit of the target channel.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOM	0	0	0	0	CKOm3	CKOm2	CKOm1	CKOm0	0	0	0	0	SOM3	SOM2	SOM1	SOM0
					x	x	x	x					x	0/1 ^{Note}	x	0/1 ^{Note}

0: Serial data output value is "0"

1: Serial data output value is "1"

- (f) Serial output enable register m (SOEm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	SOEm3	SOEm2	SOEm1	SOEm0
													x	0/1	x	0/1

- (g) Serial channel start register m (SSm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3	SSm2	SSm1	SSm0
													x	0/1	x	0/1

Note Before transmission is started, be sure to set to 1 when the SOLmn bit of the target channel is set to 0, and set to 0 when the SOLmn bit of the target channel is set to 1. The value varies depending on the communication data during communication operation.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0, 2),
mn = 00, 02, 10, 12

Remark 2. ☐: Setting is fixed in the UART transmission mode, ☐: Setting disabled (set to the initial value)
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 15 - 79 Initial Setting Procedure for UART Transmission




Figure 15 - 80 Procedure for Stopping UART Transmission






Figure 15 - 81 Procedure for Resuming UART Transmission



Remark If PRR0 is rewritten while stopping the communication to reset the serial array unit, wait until the communication target stops or communication finishes, and then perform initialization instead of restarting the communication.


(3) Processing flow (in single-transmission mode)

Figure 15 - 82 Timing Chart of UART Transmission (in Single-Transmission Mode)




Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3),
mn = 00, 02, 10, 12

Figure 15 - 83 Flowchart of UART Transmission (in Single-Transmission Mode)



(4) Processing flow (in continuous transmission mode)

Figure 15 - 84 Timing Chart of UART Transmission (in Continuous Transmission Mode)




Note If transmit data is written to the SDRmn register while the BFFmn bit of serial status register mn (SSRmn) is 1 (valid data is stored in serial data register mn (SDRmn)), the transmit data is overwritten.

Caution The MDmn0 bit of serial mode register mn (SSRmn) can be rewritten even during operation. However, rewrite it before transfer of the last bit is started, so that it has been rewritten before the transfer end interrupt of the last transmit data.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), q: UART number (q = 0 to 3),
mn = 00, 02, 10, 12

Figure 15 - 85 Flowchart of UART Transmission (in Continuous Transmission Mode)



Remark <1> to <6> in the figure correspond to <1> to <6> in **Figure 15 - 84 Timing Chart of UART Transmission (in Continuous Transmission Mode)**.

15.6.2 UART Reception

UART reception is an operation wherein the RL78 microcontroller asynchronously receives data from another device (start-stop synchronization).

For UART reception, the odd-number channel of the two channels used for UART is used. The SMR register of both the odd- and even-numbered channels must be set.

UART	UART0	UART1	UART2	UART3
Target channel	Channel 1 of SAU0	Channel 3 of SAU0	Channel 1 of SAU1	Channel 3 of SAU1
Pins used	RxD0	RxD1	RxD2	RxD3
Interrupt	INTSR0	INTSR1	INTSR2	INTSR3
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)			
Error interrupt	INTSRE0	INTSRE1	INTSRE2	INTSRE3
Error detection flag	• Framing error detection flag (FEFmn) • Parity error detection flag (PEFmn) • Overrun error detection flag (OVFmn)			
Transfer data length	7, 8, or 9 bits Note 1			
Transfer rate Note 2	Max. $f_{MCK}/6$ [bps] ($SDR_{mn}[15:9] = 2$ or more), Min. $f_{CLK}/(2 \times 2^{15} \times 128)$ [bps]			
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)			
Parity bit	The following selectable • No parity bit (no parity check) • No parity judgment (0 parity) • Even parity check • Odd parity check			
Stop bit	Appending 1 bit			
Data direction	MSB or LSB first			

Note 1. Only the following UARTs support the 9-bit data length.

- 30- to 64-pin products: UART0 only
- 80- to 128-pin products: UART0 and UART2 only

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^\circ\text{C}$** .

Remark 1. f_{MCK} : Operation clock frequency of target channel

f_{CLK} : System clock frequency

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13


(1) Register setting

Figure 15 - 86 Example of Contents of Registers for UART Reception of UART (UART0 to UART3) (1/2)


(a) Serial mode register mn (SMRmn)




(b) Serial mode register mr (SMRmr)



(c) Serial communication operation setting register mn (SCRmn)



(d) Serial data register mn (SDRmn) (lower 8 bits: RxDq)



Note 1. Only provided for the SCR01 register and the SCR11 register of the 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Note 2. When UART performs 9-bit communication, bits 0 to 8 of the SDRm1 register are used as the reception data specification area. Only the following UARTs support the 9-bit data length.

- 30- to 64-pin products: UART0
- 80- to 128-pin products: UART0, UART2

Caution For the UART reception, be sure to set the SMRmr register of channel r to UART transmission mode that is to be paired with channel n.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13
r: Channel number (r = n - 1), q: UART number (q = 0 to 3)

Remark 2. : Setting is fixed in the UART reception mode, : Setting disabled (set to the initial value)
0/1: Set to 0 or 1 depending on the usage of the user

Figure 15 - 86 Example of Contents of Registers for UART Reception of UART (UART0 to UART3) (2/2)

(e) Serial output register m (SOM) ... This register is not used in this mode.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOM	0	0	0	0	CKOm3 ×	CKOm2 ×	CKOm1 ×	CKOm0 ×	0	0	0	0	SOM3 ×	SOM2 ×	SOM1 ×	SOM0 ×

(f) Serial output enable register m (SOEm) ... This register is not used in this mode.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	SOEm3 ×	SOEm2 ×	SOEm1 ×	SOEm0 ×

(g) Serial channel start register m (SSm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 ×	SSm1 0/1	SSm0 ×

Remark 1. m: Unit number (m = 0, 1)


Remark 2. : Setting disabled (set to the initial value)

×: Bit that cannot be used in this mode (set to the initial value when not used in any mode)

0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure

Figure 15 - 87 Initial Setting Procedure for UART Reception



Caution Set the RXE_{mn} bit of SCR_{mn} register to 1, and then be sure to set SS_{mn} to 1 after at least 4 f_{MCK} clock cycles have elapsed.

Figure 15 - 88 Procedure for Stopping UART Reception





Figure 15 - 89 Procedure for Resuming UART Reception




Caution Set the RXEmn bit of SCRmn register to 1, and then be sure to set SSmn to 1 after at least 4 f_{MCK} clocks have elapsed.

Remark If PRR0 is rewritten while stopping the communication to reset the serial array unit, wait until the communication target stops or communication finishes, and then perform initialization instead of restarting the communication.


(3) Processing flow

Figure 15 - 90 Timing Chart of UART Reception



Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13
 r: Channel number (r = n - 1), q: UART number (q = 0 to 3)

Figure 15 - 91 Flowchart of UART Reception



15.6.3 SNOOZE Mode Function

The SNOOZE mode makes the UART perform reception operations upon RxDq pin input detection while in the STOP mode. Normally the UART stops communication in the STOP mode. However, using the SNOOZE mode enables the UART to perform reception operations without CPU operation.

Only the following channels can be set to the SNOOZE mode.

- 30- to 64-pin products: UART0
- 80- to 128-pin products: UART0, UART2

When using UARTq in the SNOOZE mode, make the following settings before entering the STOP mode. (See **Figure 15 - 94 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECM = 0/1 or EOCm1 = 1, SSECM = 0)** and **Figure 15 - 96 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECM = 1)**.)

- In the SNOOZE mode, the baud rate setting for UART reception needs to be changed to a value different from that in normal operation. Set the SPSm register and bits 15 to 9 of the SDRmn register with reference to **Table 15 - 3**.
- Set the EOCmn and SSECMn bits. This is for enabling or stopping generation of an error interrupt (INTSRE0) when a communication error occurs.
- When using the SNOOZE mode function, set the SWCm bit of serial standby control register m (SSCm) to 1 just before switching to the STOP mode. After the initial setting has been completed, set the SSm1 bit of serial channel start register m (SSm) to 1.
- A UARTq starts reception in SNOOZE mode on detecting input of the start bit on the RxDq pin following a transition of the CPU to the STOP mode.

Caution 1. The SNOOZE mode can only be used when the high-speed on-chip oscillator clock or medium-speed on-chip oscillator clock is selected for fCLK.

When the medium-speed on-chip oscillator clock is selected, use the medium-speed on-chip oscillator trimming register (MIOTRM) to correct the accuracy of the oscillation frequency.

<R>

Caution 2. The maximum transfer rate in the SNOOZE mode is 115.2 kbps (when setting FWKUP = 1, fCLK = fIH (32 MHz)).

When FWKUP is set to 1, fCLK cannot be set to a value other than fIH = 32 MHz.

Caution 3. When SWCm = 1, UARTq can be used only when the reception operation is started in the STOP mode. When used simultaneously with another SNOOZE mode function or interrupt, if the reception operation is started in a state other than the STOP mode, such as those given below, data may not be received correctly and a framing error or parity error may be generated.

- When after the SWCm bit has been set to 1, the reception operation is started before the STOP mode is entered
- When the reception operation is started while another function is in the SNOOZE mode
- When after returning from the STOP mode to normal operation due to an interrupt or other cause, the reception operation is started before the SWCm bit is returned to 0

Caution 4. If a parity error, framing error, or overrun error occurs while the SSECM bit is set to 1, the PEFmn, FEFmn, or OVFMn flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECM = 1 is made, clear the PEFmn, FEFmn, and OVFMn flags before setting the SWC0 bit to 1 and read the value in bits 7 to 0 (RxDq register) of the SDRm1 register.

Caution 5. The CPU shifts from the STOP mode to the SNOOZE mode on detecting the valid edge of the RxDq signal.

Note, however, that transfer through the UART channel may not start and the CPU may remain in the SNOOZE mode if an input pulse on the RxDq pin is too short to be detected as a start bit. In such cases, data may not be received correctly, and this may lead to a framing error or parity error in the next UART transfer.

Table 15 - 3 Baud Rate Setting for UART Reception in SNOOZE Mode

High-speed On-chip Oscillator (f _{IH})	Baud Rate for UART Reception in SNOOZE Mode			
	Baud Rate of 4800 bps			
	Operation Clock (f _{MCK})	SDRmn [15:9]	Maximum Permissible Value	Minimum Permissible Value
32 MHz±1.0% Note	f _{CLK} /2 ⁵	105	2.27%	-1.53%
24 MHz±1.0% Note	f _{CLK} /2 ⁵	79	1.60%	-2.18%
16 MHz±1.0% Note	f _{CLK} /2 ⁴	105	2.27%	-1.53%
12 MHz±1.0% Note	f _{CLK} /2 ⁴	79	1.60%	-2.19%
8 MHz±1.0% Note	f _{CLK} /2 ³	105	2.27%	-1.53%
6 MHz±1.0% Note	f _{CLK} /2 ³	79	1.60%	-2.19%
4 MHz±1.0% Note	f _{CLK} /2 ²	105	2.27%	-1.53%
3 MHz±1.0% Note	f _{CLK} /2 ²	79	1.60%	-2.19%
2 MHz±1.0% Note	f _{CLK} /2	105	2.27%	-1.54%
1 MHz±1.0% Note	f _{CLK}	105	2.27%	-1.57%

Note When the accuracy of the clock frequency of the high-speed on-chip oscillator is ±1.5% or ±2.0%, the permissible range becomes smaller as shown below.

- In the case of f_{IH} ±1.5%, perform (Maximum permissible value – 0.5%) and (Minimum permissible value + 0.5%) to the values in the above table.
- In the case of f_{IH} ±2.0%, perform (Maximum permissible value – 1.0%) and (Minimum permissible value + 1.0%) to the values in the above table.

Remark The maximum permissible value and minimum permissible value are permissible values for the baud rate in UART reception.


The baud rate on the transmitting side should be set to fall inside this range.

(1) SNOOZE mode operation (EOCm1 = 0, SSECm = 0/1)

Because of the setting of EOCm1 = 0, even though a communication error occurs, an error interrupt (INTSREq) is not generated, regardless of the setting of the SSECm bit.

A transfer end interrupt (INTSRq) will be generated.

Figure 15 - 92 Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)



Note Read the received data when SWCm = 1.

Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (the SEm1 bit is cleared and the operation stops).

After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).


Remark 1. <1> to <12> in the figure correspond to <1> to <12> in Figure 15 - 94 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0).

Remark 2. 30- to 64-pin products: m = 0; q = 0

80- to 128-pin products: m = 0, 1; q = 0, 2

- (2) SNOOZE mode operation (EOCm1 = 1, SSECm = 0: Error interrupt (INTSREq) generation is enabled)
Because EOCm1 = 1 and SSECm = 0, an error interrupt (INTSREq) is generated when a communication error occurs.

Figure 15 - 93 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0)




Note Read the received data when SWCm = 1.

Caution Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (the SEm1 bit is cleared and the operation stops).
After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).

Remark 1. <1> to <12> in the figure correspond to <1> to <12> in **Figure 15 - 94 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)**.

Remark 2. 30- to 64-pin products: m = 0; q = 0
80- to 128-pin products: m = 0, 1; q = 0, 2

Figure 15 - 94 Flowchart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1 or EOCm1 = 1, SSECm = 0)




Remark 1. <1> to <12> in the figure correspond to <1> to <12> in **Figure 15 - 92 Timing Chart of SNOOZE Mode Operation (EOCm1 = 0, SSECm = 0/1)** and **Figure 15 - 93 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 0).**

Remark 2. 30- to 64-pin products: m = 0; q = 0; n = 0 to 3

80- to 128-pin products: m = 0, 1; q = 0, 2; n = 0 to 3

- (3) SNOOZE mode operation (EOCm1 = 1, SSECm = 1: Error interrupt (INTSREq) generation is stopped)
Because EOCm1 = 1 and SSECm = 1, an error interrupt (INTSREq) is not generated when a communication error occurs.

Figure 15 - 95 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)



Note Read the received data when SWCm = 1.

Caution 1. Before switching to the SNOOZE mode or after reception operation in the SNOOZE mode finishes, set the STm1 bit to 1 (the SEm1 bit is cleared and the operation stops).

After the receive operation completes, also clear the SWCm bit to 0 (SNOOZE mode release).


Caution 2. If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFM1 flag is not set and an error interrupt (INTSREq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, and OVFM1 flags before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RxDq register) (8 bits) or SDRm1[8:0] (9 bits).

Remark 1. <1> to <11> in the figure correspond to <1> to <11> in Figure 15 - 96 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).

Remark 2. 30- to 64-pin products: m = 0; q = 0

80- to 128-pin products: m = 0, 1; q = 0, 2

Figure 15 - 96 Flowchart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1)



Caution If a parity error, framing error, or overrun error occurs while the SSECm bit is set to 1, the PEFm1, FEFm1, or OVFM1 flag is not set and an error interrupt (INTSReq) is not generated. Therefore, when the setting of SSECm = 1 is made, clear the PEFm1, FEFm1, and OVFM1 flags before setting the SWCm bit to 1 and read the value in SDRm1[7:0] (RxDq register) (8 bits) or SDRm1[8:0] (9 bits).

Remark 1. <1> to <11> in the figure correspond to <1> to <11> in **Figure 15 - 95 Timing Chart of SNOOZE Mode Operation (EOCm1 = 1, SSECm = 1).**

Remark 2. 30- to 64-pin products: m = 0; q = 0; n = 0 to 3

80- to 128-pin products: m = 0, 1; q = 0, 2; n = 0 to 3

15.6.4 Calculating Baud Rate

(1) Baud rate calculation expression

The baud rate for UART (UART0 to UART3) communication can be calculated by the following expressions.

$$(\text{Baud rate}) = \{\text{Operation clock (fMCK) frequency of target channel}\} \div (\text{SDRmn}[15:9] + 1) \div 2 [\text{bps}]$$

Caution Setting serial data register mn (SDRmn) SDRmn[15:9] = (0000000B, 0000001B) is prohibited.

Remark 1. When UART is used, the value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000010B to 1111111B) and therefore is 2 to 127.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 15 - 4 Selection of Operation Clock For UART

SMRmn Register	SPSm Register								Operation Clock (fMCK) ^{Note}	
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fCLK = 32 MHz
0	x	x	x	x	0	0	0	0	fCLK	32 MHz
	x	x	x	x	0	0	0	1	fCLK/2	16 MHz
	x	x	x	x	0	0	1	0	fCLK/2 ²	8 MHz
	x	x	x	x	0	0	1	1	fCLK/2 ³	4 MHz
	x	x	x	x	0	1	0	0	fCLK/2 ⁴	2 MHz
	x	x	x	x	0	1	0	1	fCLK/2 ⁵	1 MHz
	x	x	x	x	0	1	1	0	fCLK/2 ⁶	500 kHz
	x	x	x	x	0	1	1	1	fCLK/2 ⁷	250 kHz
	x	x	x	x	1	0	0	0	fCLK/2 ⁸	125 kHz
	x	x	x	x	1	0	0	1	fCLK/2 ⁹	62.5 kHz
	x	x	x	x	1	0	1	0	fCLK/2 ¹⁰	31.25 kHz
	x	x	x	x	1	0	1	1	fCLK/2 ¹¹	15.63 kHz
	x	x	x	x	1	1	0	0	fCLK/2 ¹²	7.81 kHz
	x	x	x	x	1	1	0	1	fCLK/2 ¹³	3.91 kHz
	x	x	x	x	1	1	1	0	fCLK/2 ¹⁴	1.95 kHz
	x	x	x	x	1	1	1	1	fCLK/2 ¹⁵	977 Hz
1	0	0	0	0	x	x	x	x	fCLK	32 MHz
	0	0	0	1	x	x	x	x	fCLK/2	16 MHz
	0	0	1	0	x	x	x	x	fCLK/2 ²	8 MHz
	0	0	1	1	x	x	x	x	fCLK/2 ³	4 MHz
	0	1	0	0	x	x	x	x	fCLK/2 ⁴	2 MHz
	0	1	0	1	x	x	x	x	fCLK/2 ⁵	1 MHz
	0	1	1	0	x	x	x	x	fCLK/2 ⁶	500 kHz
	0	1	1	1	x	x	x	x	fCLK/2 ⁷	250 kHz
	1	0	0	0	x	x	x	x	fCLK/2 ⁸	125 kHz
	1	0	0	1	x	x	x	x	fCLK/2 ⁹	62.5 kHz
	1	0	1	0	x	x	x	x	fCLK/2 ¹⁰	31.25 kHz
	1	0	1	1	x	x	x	x	fCLK/2 ¹¹	15.63 kHz
	x	x	x	x	1	1	0	0	fCLK/2 ¹²	7.81 kHz
	x	x	x	x	1	1	0	1	fCLK/2 ¹³	3.91 kHz
	x	x	x	x	1	1	1	0	fCLK/2 ¹⁴	1.95 kHz
	x	x	x	x	1	1	1	1	fCLK/2 ¹⁵	977 Hz
Other than above									Setting prohibited	

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remark 1. x: Don't care

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

(2) Baud rate error during transmission

The baud rate error of UART (UART0 to UART3) communication during transmission can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

$$(\text{Baud rate error}) = (\text{Calculated baud rate value}) \div (\text{Target baud rate}) \times 100 - 100 [\%]$$

Here is an example of setting a UART baud rate at fCLK = 32 MHz.

UART Baud Rate (Target Baud Rate)	fCLK = 32 MHz			
	Operation Clock (fMCK)	SDRmn[15:9]	Calculated Baud Rate	Error from Target Baud Rate
300 bps	fCLK/2 ⁹	103	300.48 bps	+0.16%
600 bps	fCLK/2 ⁸	103	600.96 bps	+0.16%
1200 bps	fCLK/2 ⁷	103	1201.92 bps	+0.16%
2400 bps	fCLK/2 ⁶	103	2403.85 bps	+0.16%
4800 bps	fCLK/2 ⁵	103	4807.69 bps	+0.16%
9600 bps	fCLK/2 ⁴	103	9615.38 bps	+0.16%
19200 bps	fCLK/2 ³	103	19230.8 bps	+0.16%
31250 bps	fCLK/2 ³	63	31250.0 bps	±0.0%
38400 bps	fCLK/2 ²	103	38461.5 bps	+0.16%
76800 bps	fCLK/2	103	76923.1 bps	+0.16%
153600 bps	fCLK	103	153846 bps	+0.16%
312500 bps	fCLK	50	313725.5 bps	+0.39%

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0, 2), mn = 00, 02, 10, 12

(3) Permissible baud rate range for reception

The permissible baud rate range for reception during UART (UART0 to UART3) communication can be calculated by the following expression. Make sure that the baud rate at the transmission side is within the permissible baud rate range at the reception side.

$$(\text{Maximum receivable baud rate}) = \frac{2 \times k \times \text{Nfr}}{2 \times k \times \text{Nfr} - k + 2} \times \text{Brate}$$

$$(\text{Minimum receivable baud rate}) = \frac{2 \times k \times (\text{Nfr} - 1)}{2 \times k \times \text{Nfr} - k - 2} \times \text{Brate}$$

Brate: Calculated baud rate value at the reception side (See **15.6.4 (1) Baud rate calculation expression.**)


k: $\text{SDRmn}[15:9] + 1$

Nfr: 1 data frame length [bits]

= (Start bit) + (Data length) + (Parity bit) + (Stop bit)

Remark m: Unit number (m = 0, 1), n: Channel number (n = 1, 3), mn = 01, 03, 11, 13

Figure 15 - 97 Permissible Baud Rate Range for Reception (1 Data Frame Length = 11 Bits)



As shown in **Figure 15 - 97**, the timing of latching receive data is determined by the division ratio set by bits 15 to 9 of serial data register mn (SDRmn) after the start bit is detected. If the last data (stop bit) is received before this latch timing, the data can be correctly received.

15.6.5 Procedure for Processing Errors that Occurred During UART (UART0 to UART3) Communication

The procedure for processing errors that occurred during UART (UART0 to UART3) communication is described in **Figure 15 - 98** and **Figure 15 - 99**.

Figure 15 - 98 Processing Procedure in Case of Parity Error or Overrun Error

Software Manipulation	State of the Hardware	Remark
Reads serial data register mn (SDRmn).	→ The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	→ The error flag is cleared.	Only the error generated during reading can be cleared, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 15 - 99 Processing Procedure in Case of Framing Error

Software Manipulation	State of the Hardware	Remark
Reads serial data register mn (SDRmn).	→ The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes serial flag clear trigger register mn (SIRmn).	→ The error flag is cleared.	Only the error generated during reading can be cleared, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop register m (STm) to 1.	→ The SEMn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operation.	
Synchronization with other party of communication		Synchronization with the other party of communication is re-established and communication is resumed because it is considered that a framing error has occurred because the start bit has been shifted.
Sets the SSmn bit of serial channel start register m (SSm) to 1.	→ The SEMn bit of serial channel enable status register m (SEm) is set to 1 and channel n is enabled to operate.	

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

15.7 LIN Communication Operation

15.7.1 LIN Transmission

Of UART transmission, UART2 of the 30-, 32-, 36-, 40-, 44-, 48-, 52-, 64-, 80-, 100-, and 128-pin products support LIN communication.

For LIN transmission, channel 0 of unit 1 is used.

UART	UART0	UART1	UART2	UART3
Support of LIN communication	Not supported	Not supported	Supported	Not supported
Target channel	—	—	Channel 0 of SAU1	—
Pins used	—	—	TxD2	—
Interrupt	—	—	INTST2	—
	Transfer end interrupt (in single-transfer mode) or buffer empty interrupt (in continuous transfer mode) can be selected.			
Error detection flag	None			
Transfer data length	8 bits			
Transfer rate ^{Note}	Max. $f_{MCK}/6$ [bps] (SDR10[15:9] = 2 or more), Min. $f_{CLK}/(2 \times 2^{15} \times 128)$ [bps]			
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)			
Parity bit	No parity bit			
Stop bit	Appending 1 bit			
Data direction	LSB first			

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS** $T_A = -40$ to $+105^\circ\text{C}$. In general, 2.4, 9.6, or 19.2 kbps is often used in LIN communication.

Remark f_{MCK} : Operation clock frequency of target channel
 f_{CLK} : System clock frequency

LIN stands for Local Interconnect Network and is a low-speed (1 to 20 kbps) serial communication protocol designed to reduce the cost of an automobile network.

Communication of LIN is single-master communication and up to 15 slaves can be connected to one master.

The slaves are used to control switches, actuators, and sensors, which are connected to the master via LIN.


Usually, the master is connected to a network such as CAN (Controller Area Network).

A LIN bus is a single-wire bus to which nodes are connected via transceiver conforming to ISO9141.

According to the protocol of LIN, the master transmits a frame by attaching baud rate information to it. A slave receives this frame and corrects a baud rate error from the master. If the baud rate error of a slave is within $\pm 15\%$, communication can be established.

Figure 15 - 100 outlines a transmission operation of LIN.

Figure 15 - 100 Transmission Operation of LIN



Note 1. Set the baud rate in accordance with the wakeup signal regulations and transmit data of 80H.

Note 2. A break field is defined to have a width of 13 bits and output a low level. Where the baud rate for main transfer is N [bps], therefore, the baud rate of the break field is calculated as follows.


$$(\text{Baud rate of break field}) = 9/13 \times N$$

By transmitting data of 00H at this baud rate, a break field is generated.

Note 3. INTST2 is output upon completion of transmission. INTST2 is also output at BF transmission.

Remark The interval between fields is controlled by software.

Figure 15 - 101 Flowchart for LIN Transmission



Note This is only required if the LIN-bus is being started from sleep mode.

Remark This flow assumes that the initial setting of the UART is completed and transmission is enabled.

15.7.2 LIN Reception

Of UART reception, UART2 of the 30-, 32-, 36-, 40-, 44-, 48-, 52-, 64-, 80-, 100-, and 128-pin products support LIN communication.

For LIN reception, channel 1 of unit 1 is used.


UART	UART0	UART1	UART2	UART3
Support of LIN communication	Not supported	Not supported	Supported	Not supported
Target channel	—	—	Channel 1 of SAU1	—
Pins used	—	—	RxD2	—
Interrupt	—	—	INTSR2	—
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)			
Error interrupt	—	—	INTSRE2	—
Error detection flag	- Framing Error detection flag (FEF11) - Overrun Error detection flag (OVF11)			
Transfer data length	8 bits			
Transfer rate ^{Note}	Max. $f_{MCK}/6$ [bps] (SDR11[15:9] = 2 or more), Min. $f_{CLK}/(2 \times 2^{15} \times 128)$ [bps]			
Data phase	Non-reverse output (default: high level) Reverse output (default: low level)			
Parity bit	No parity bit (The parity bit is not checked.)			
Stop bit	Check the first bit			
Data direction	LSB first			

Note Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^\circ\text{C}$** .

Remark f_{MCK} : Operation clock frequency of target channel
 f_{CLK} : System clock frequency

Figure 15 - 102 outlines a reception operation of LIN.


Figure 15 - 102 Reception Operation of LIN



Here is the flow of reception processing.

- <1> The wakeup signal is detected by detecting an edge on the INTP0 interrupt pin. When the wakeup signal is detected, set TM07 to the pulse width measurement function to measure the low-level width of the BF signal. Then wait for BF signal reception.
- <2> TM07 starts measuring the low-level width upon detection of the falling edge of the BF signal, and then captures the data upon detection of the rising edge of the BF signal. The captured data is used to judge whether it is the BF signal.
- <3> When the BF signal has been received normally, change TM07 to pulse interval measurement and measure the interval between the falling edges of the RxD2 signal in the Sync field four times. (see **7.8.4 Operation for input pulse interval measurement.**)
- <4> Calculate a baud rate error from the bit interval of sync field (SF). Stop UART2 once and adjust (re-set) the baud rate.
- <5> The checksum field should be distinguished by software. In addition, processing to initialize UART2 after the checksum field is received and to wait for reception of BF should also be performed by software.

Figure 15 - 103 Flowchart of LIN Reception




Note This is only required if the LIN bus is in sleep mode.

Figure 15 - 104 and **Figure 15 - 105** show the configuration of ports used for LIN reception.

The wakeup signal transmitted from the master of LIN is received by detecting an edge of an external interrupt (INTP0). The length of the sync field transmitted from the master can be measured by using the external event capture operation of the timer array unit 0 to calculate a baud-rate error.


By using the port input switching control (the ISC0 and ISC1 bits), the signal input to the reception port (RxD2) can be used as an external interrupt (INTP0) or sent to the timer array unit without additional external connections.

Figure 15 - 104 Port Configuration for Reception of LIN (30-, 32-, 36-, and 40-pin)



Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (See **Figure 15 - 22**.)

Figure 15 - 105 Port Configuration for Reception of LIN (44-, 48-, 52-, and 64-pin)



Remark ISC0, ISC1: Bits 0 and 1 of the input switch control register (ISC) (See Figure 15 - 22.)

The peripheral functions used for the LIN communication operation are as follows.

<Peripheral functions used>

- External interrupt (INTP0); Wakeup signal detection
Usage: To detect an edge of the wakeup signal and the start of communication
- Channel 7 of timer array unit; Baud rate error detection, break field detection.
Usage: To detect the length of the sync field (SF) and divide it by the number of bits in order to detect a baud rate error. (The interval of the edge input to RxD2 is measured in the capture mode.)
To measure the low-level width to detect the break field (BF).
- Channels 0 and 1 (UART2) of serial array unit 1 (SAU1)

15.8 Operation of Simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31) Communication

This is a clocked communication function to communicate with two or more devices by using two lines: serial clock (SCL) and serial data (SDA). This simplified I²C is designed for single communication with a device such as EEPROM, flash memory, or A/D converter, and therefore, it functions only as a master.

Operate the control registers by software for setting the start and stop conditions while observing the specifications of the I²C bus line

[Data transmission/reception]

- Master transmission, master reception (only master function with a single master)
- ACK output function **Note** and ACK detection function
- Data length of 8 bits

(When an address is transmitted, the address is specified by the higher 7 bits, and the least significant bit is used for R/W control.)

- Generation of start condition and stop condition for software

[Interrupt function]

- Transfer end interrupt

[Error detection flag]

- Overrun error
- ACK error

* [Functions not supported by simplified I²C]

- Slave transmission, slave reception
- Multi-master function (arbitration loss detection function)
- Clock stretch detection

Note When receiving the last data, ACK will not be output if 0 is written to the SOEmn (SOEm register) bit and serial communication data output is stopped. See **15.8.3 (2) Processing flow** for details.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

The channel supporting simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31) is channels 0 to 3 of SAU0 and channel 0 and 1 of SAU1.

<30- and 32-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	—		—

<36-, 40-, and 44-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	—		—
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<48- and 52-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	—	UART1	—
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<64-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	CSI10	UART1	IIC10
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21

<80-, 100-, and 128-pin products>

Unit	Channel	Used as SPI (CSI)	Used as UART	Used as Simplified I ² C
0	0	CSI00	UART0	IIC00
	1	CSI01		IIC01
	2	CSI10	UART1	IIC10
	3	CSI11		IIC11
1	0	CSI20	UART2 (supporting LIN-bus)	IIC20
	1	CSI21		IIC21
	2	CSI30	UART3	IIC30
	3	CSI31		IIC31

Simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31) performs the following four types of communication operations.

- Address field transmission (See **15.8.1.**)
- Data transmission (See **15.8.2.**)
- Data reception (See **15.8.3.**)
- Stop condition generation (See **15.8.4.**)

15.8.1 Address Field Transmission

Address field transmission is a transmission operation that first executes in I²C communication to identify the target for transfer (slave). After a start condition is generated, an address (7 bits) and a transfer direction (1 bit) are transmitted in one frame.

Simplified I ² C	IIC00	IIC01	IIC10	IIC11	IIC20	IIC21	IIC30	IIC31
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	Channel 1 of SAU1	Channel 2 of SAU1	Channel 3 of SAU1
Pins used	SCL00, SDA00 ^{Note 1}	SCL01, SDA01 ^{Note 1}	SCL10, SDA10 ^{Note 1}	SCL11, SDA11 ^{Note 1}	SCL20, SDA20 ^{Note 1}	SCL21, SDA21 ^{Note 1}	SCL30, SDA30 ^{Note 1}	SCL31, SDA31 ^{Note 1}
Interrupt	INTIIC00	INTIIC01	INTIIC10	INTIIC11	INTIIC20	INTIIC21	INTIIC30	INTIIC31
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)							
Error detection flag	ACK error detection flag (PEFmn)							
Transfer data length	8 bits (transmitted with specifying the higher 7 bits as address and the least significant bit as R/W control)							
Transfer rate ^{Note 2}	Max. $f_{MCK}/4$ [Hz] ($SDR_{mn}[15:9] = 1$ or more) f_{MCK} : Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I ² C. • Max. 1 MHz (fast mode plus) • Max. 400 kHz (fast mode) • Max. 100 kHz (standard mode)							
Data level	Non-reverse output (default: high level)							
Parity bit	No parity bit							
Stop bit	Appending 1 bit (for ACK transmission/reception timing)							
Data direction	MSB first							

Note 1. To perform communication via simplified I²C, set the N-ch open-drain output (V_{DD} tolerance (30- to 52-pin products)/EV_{DD} tolerance (64- to 128-pin products)) mode (POMxx = 1) with the port output mode register (POMxx).

See **4.3 Registers to Control the Port Function** and **4.5 Register Settings When Using Alternate Function** for details.
 When IIC00, IIC10, IIC20, IIC30, IIC31 is communicating with an external device with a different potential, set the N-ch open-drain output (V_{DD} tolerance (30- to 52-pin products)/EV_{DD} tolerance (64- to 128-pin products)) mode (POMxx = 1) also for the clock input/output pins (SCL00, SCL10, SCL20, SCL30, SCL31).

See **4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers** for details.

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS T_A = -40 to +105°C**.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13




(1) Register setting

Figure 15 - 106 Example of Contents of Registers for Address Field Transmission of Simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31)


(a) Serial mode register mn (SMRmn)



(b) Serial communication operation setting register mn (SCRmn)

(c) Serial data register mn (SDRmn) (lower 8 bits: SIO_r)(d) Serial output register m (SOM_m)

(e) Serial output enable register m (SOEm)



- (f) Serial channel start register m (SSm) ... Set only the bit of the target channel to 1.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

SSmn = 0 until the start condition is generated, and SSmn = 1 after generation.

Note 1. Only provided for the SMR00, SMR03, SMR11, and SMR13 registers.


Note 2. Only provided for the SCR00, SCR02, SCR10, and SCR12 registers.

Note 3. Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Remark 2. : Setting is fixed in the IIC mode, : Setting disabled (set to the initial value)
0/1: Set to 0 or 1 depending on the usage of the user

(2) Operation procedure


Figure 15 - 107 Initial Setting Procedure for Simplified I²C Address Field Transmission

Note 1. 30- to 52-pin products


Note 2. 64- to 128-pin products

(3) Processing flow

Figure 15 - 108 Timing Chart of Address Field Transmission



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13

Figure 15 - 109 Flowchart of Simplified I²C Address Field Transmission

15.8.2 Data Transmission

Data transmission is an operation to transmit data to the target for transfer (slave) after transmission of an address field. After all data are transmitted to the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC00	IIC01	IIC10	IIC11	IIC20	IIC21	IIC30	IIC31
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	Channel 1 of SAU1	Channel 2 of SAU1	Channel 3 of SAU1
Pins used	SCL00, SDA00 ^{Note 1}	SCL01, SDA01 ^{Note 1}	SCL10, SDA10 ^{Note 1}	SCL11, SDA11 ^{Note 1}	SCL20, SDA20 ^{Note 1}	SCL21, SDA21 ^{Note 1}	SCL30, SDA30 ^{Note 1}	SCL31, SDA31 ^{Note 1}
Interrupt	INTIIC00	INTIIC01	INTIIC10	INTIIC11	INTIIC20	INTIIC21	INTIIC30	INTIIC31
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)							
Error detection flag	ACK error flag (PEFmn)							
Transfer data length	8 bits							
Transfer rate ^{Note 2}	Max.f _{MCK} /4 [Hz] (SDRmn[15:9] = 1 or more) f _{MCK} : Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I ² C. • Max. 1 MHz (fast mode plus) • Max. 400 kHz (fast mode) • Max. 100 kHz (standard mode)							
Data level	Non-reverse output (default: high level)							
Parity bit	No parity bit							
Stop bit	Appending 1 bit (for ACK reception timing)							
Data direction	MSB first							

Note 1. To perform communication via simplified I²C, set the N-ch open-drain output (V_{DD} tolerance (30- to 52-pin products)/EV_{DD} tolerance (64- to 128-pin products)) mode (POMxx = 1) with the port output mode register (POMxx). For details, see **4.3 Registers to Control the Port Function** and **4.5 Register Settings When Using Alternate Function**.

When IIC00, IIC10, IIC20, IIC30, IIC31 is communicating with an external device with a different potential, set the N-ch open-drain output (V_{DD} tolerance (30- to 52-pin products)/EV_{DD} tolerance (64- to 128-pin products)) mode (POMxx = 1) also for the clock input/output pins (SCL00, SCL10, SCL20, SCL30, SCL31).

For details, see **4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers**.

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS T_A = -40 to +105°C**.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

(1) Register setting

Figure 15 - 110 Example of Contents of Registers for Data Transmission of Simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31)

(a) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMRmn	CKSmn 0/1	CCSmn 0	0	0	0	0	0	STSmn 0Note 1	0	SISmn0 0Note 1	1	0	0	MDmn2 1	MDmn1 0	MDmn0 0

(b) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and RXEmn bits, during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCRmn	TXEmn 1	RXEmn 0	DAPmn 0	CKPmn 0	0	EOCmn 0	PTCmn1 0	PTCmn0 0	DIRmn 0	0	SLCmn1 0Note 2	SLCmn0 1	0	1	DLSmn1 1Note 3	DLSmn0 1

(c) Serial data register mn (SDRmn) (lower 8 bits: SIO_r) ... During data transmission/reception, valid only lower 8-bits (SIO_r)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDRmn	Baud rate setting Note 4							0	Transmit data setting							
									SIO _r							

(d) Serial output register m (SOM) ... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOM	0	0	0	0	CKOm3 0/1Note 5	CKOm2 0/1Note 5	CKOm1 0/1Note 5	CKOm0 0/1Note 5	0	0	0	0	SOM3 0/1Note 5	SOM2 0/1Note 5	SOM1 0/1Note 5	SOM0 0/1Note 5

(e) Serial output enable register m (SOEm) ... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm	0	0	0	0	0	0	0	0	0	0	0	0	SOEm3 1	SOEm2 1	SOEm1 1	SOEm0 1

- (f) Serial channel start register m (SSm) ... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

Note 1. Only provided for the SMR01, SMR03, SMR11, and SMR13 registers.

Note 2. Only provided for the SCR00, SCR02, SCR10, and SCR12 registers.

Note 3. Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.

Note 4. Because the setting is completed by address field transmission, setting is not required.



Note 5. The value varies depending on the communication data during communication operation.

Remark 1. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13

Remark 2. ☒: Setting is fixed in the IIC mode, ☐: Setting disabled (set to the initial value)
0/1: Set to 0 or 1 depending on the usage of the user

(2) Processing flow

Figure 15 - 111 Timing Chart of Data Transmission

Figure 15 - 112 Flowchart of Simplified I²C Data Transmission

15.8.3 Data Reception

Data reception is an operation to receive data from the target for transfer (slave) after transmission of an address field. After all data are received from the slave, a stop condition is generated and the bus is released.

Simplified I ² C	IIC00	IIC01	IIC10	IIC11	IIC20	IIC21	IIC30	IIC31
Target channel	Channel 0 of SAU0	Channel 1 of SAU0	Channel 2 of SAU0	Channel 3 of SAU0	Channel 0 of SAU1	Channel 1 of SAU1	Channel 2 of SAU1	Channel 3 of SAU1
Pins used	SCL00, SDA00 ^{Note 1}	SCL01, SDA01 ^{Note 1}	SCL10, SDA10 ^{Note 1}	SCL11, SDA11 ^{Note 1}	SCL20, SDA20 ^{Note 1}	SCL21, SDA21 ^{Note 1}	SCL30, SDA30 ^{Note 1}	SCL31, SDA31 ^{Note 1}
Interrupt	INTIIC00	INTIIC01	INTIIC10	INTIIC11	INTIIC20	INTIIC21	INTIIC30	INTIIC31
	Transfer end interrupt only (Setting the buffer empty interrupt is prohibited.)							
Error detection flag	Overrun error detection flag (OVFmn) only							
Transfer data length	8 bits							
Transfer rate ^{Note 2}	Max.f _{MCK} /4 [Hz] (SDRmn[15:9] = 1 or more) f _{MCK} : Operation clock frequency of target channel However, the following condition must be satisfied in each mode of I ² C. • Max. 1 MHz (fast mode plus) • Max. 400 kHz (fast mode) • Max. 100 kHz (standard mode)							
Data level	Non-reverse output (default: high level)							
Parity bit	No parity bit							
Stop bit	Appending 1 bit (ACK transmission)							
Data direction	MSB first							

Note 1. To perform communication via simplified I²C, set the N-ch open-drain output (V_{DD} tolerance (30- to 52-pin products)/EV_{DD} tolerance (64- to 128-pin products)) mode (POMxx = 1) with the port output mode register (POMxx). For details, see **4.3 Registers to Control the Port Function** and **4.5 Register Settings When Using Alternate Function**.

When IIC00, IIC10, IIC20, IIC30, IIC31 is communicating with an external device with a different potential, set the N-ch open-drain output (V_{DD} tolerance (30- to 52-pin products)/EV_{DD} tolerance (64- to 128-pin products)) mode (POMxx = 1) also for the clock input/output pins (SCL00, SCL10, SCL20, SCL30, SCL31).

For details, see **4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers**.

Note 2. Use this operation within a range that satisfies the conditions above and the peripheral functions characteristics specified in the electrical characteristics. For details, see **CHAPTER 37 ELECTRICAL CHARACTERISTICS T_A = -40 to +105°C**.

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

(1) Register setting

Figure 15 - 113 Example of Contents of Registers for Data Reception of Simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31)

(a) Serial mode register mn (SMRmn) ... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SMRmn	CKSmn 0/1	CCSmn 0						STSmn 0Note 1		SISmn0 0Note 1				MDmn2 1	MDmn1 0	MDmn0 0

(b) Serial communication operation setting register mn (SCRmn) ... Do not manipulate the bits of this register, except the TXEmn and RXEmn bits, during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SCRmn	TXEmn 0	RXEmn 1	DAPmn 0	CKPmn 0		EOCmn 0	PTCmn1 0	PTCmn0 0	DIRmn 0		SLCmn1 0Note 2	SLCmn0 1			DLSmn1 1Note 3	DLSmn0 1

(c) Serial data register mn (SDRmn) (lower 8 bits: SIO_r)

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SDRmn	Baud rate setting Note 4							0	Dummy transmit data setting (FFH)							
									SIO _r							

(d) Serial output register m (SOM_m) ... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOM _m	0	0	0	0	CKOm3 0/1Note 5	CKOm2 0/1Note 5	CKOm1 0/1Note 5	CKOm0 0/1Note 5	0	0	0	0	SOM3 0/1Note 5	SOM2 0/1Note 5	SOM1 0/1Note 5	SOM0 0/1Note 5

(e) Serial output enable register m (SOEm_m) ... Do not manipulate this register during data transmission/reception.

	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SOEm _m	0	0	0	0	0	0	0	0	0	0	0	0	SOEm3 0/1	SOEm2 0/1	SOEm1 0/1	SOEm0 0/1

(f) Serial channel start register m (SSm_m) ... Do not manipulate this register during data transmission/reception.


	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
SSm _m	0	0	0	0	0	0	0	0	0	0	0	0	SSm3 0/1	SSm2 0/1	SSm1 0/1	SSm0 0/1

Note 1. Only provided for the SMR01, SMR03, SMR11, and SMR13 registers.**Note 2.** Only provided for the SCR00, SCR02, SCR10, and SCR12 registers.**Note 3.** Only provided for the SCR00 and SCR01 registers and the SCR10 and SCR11 registers of 80- to 128-pin products. This bit is fixed to 1 for the other registers.**Note 4.** Because the setting is completed by address field transmission, setting is not required.**Note 5.** The value varies depending on the communication data during communication operation.**Remark 1.** m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), mn = 00 to 03, 10 to 13**Remark 2.** : Setting is fixed in the IIC mode, : Setting disabled (set to the initial value)
0/1: Set to 0 or 1 depending on the usage of the user


(2) Processing flow

Figure 15 - 114 Timing Chart of Data Reception

(a) When starting data reception




(b) When receiving last data



Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13

Figure 15 - 115 Flowchart of Data Reception




Caution ACK is not output when the last data is received (NACK). Communication is then completed by setting 1 in the STmn bit of serial channel stop register m (STm) to stop operation and generating a stop condition.

15.8.4 Stop Condition Generation

After all data are transmitted to or received from the target slave, a stop condition is generated and the bus is released.


(1) Processing flow

Figure 15 - 116 Timing Chart of Stop Condition Generation



Note During a receive operation, the SOEmn bit of serial output enable register m (SOEm) is cleared to 0 before receiving the last data.

Figure 15 - 117 Flowchart of Stop Condition Generation



15.8.5 Calculating Transfer Rate

The transfer rate for simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31) communication can be calculated by the following expressions.

$$(\text{Transfer rate}) = \{\text{Operation clock (fMCK) frequency of target channel}\} \div (\text{SDRmn}[15:9] + 1) \div 2$$

Caution **SDRmn[15:9] must not be set to 00000000B. Set SDRmn[15:9] to 0000001B or greater.**
The duty ratio of the SCL signal output by the simplified I²C is 50%. The I²C bus specifications define that the low-level width of the SCL signal is longer than the high-level width. If 400 kbps (fast mode) or 1 Mbps (fast mode plus) is specified, therefore, the low-level width of the SCL output signal becomes shorter than the value specified in the I²C bus specifications. Make sure that the SDRmn[15:9] value satisfies the I²C bus specifications.

Remark 1. The value of SDRmn[15:9] is the value of bits 15 to 9 of the SDRmn register (0000001B to 1111111B) and therefore is 1 to 127.

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

The operation clock (fMCK) is determined by serial clock select register m (SPSm) and bit 15 (CKSmn) of serial mode register mn (SMRmn).

Table 15 - 5 Selection of Operation Clock For Simplified I²C

SMRmn Register	SPSm Register								Operation Clock (fMCK) ^{Note}	
CKSmn	PRS m13	PRS m12	PRS m11	PRS m10	PRS m03	PRS m02	PRS m01	PRS m00		fCLK = 32 MHz
0	x	x	x	x	0	0	0	0	fCLK	32 MHz
	x	x	x	x	0	0	0	1	fCLK/2	16 MHz
	x	x	x	x	0	0	1	0	fCLK/2 ²	8 MHz
	x	x	x	x	0	0	1	1	fCLK/2 ³	4 MHz
	x	x	x	x	0	1	0	0	fCLK/2 ⁴	2 MHz
	x	x	x	x	0	1	0	1	fCLK/2 ⁵	1 MHz
	x	x	x	x	0	1	1	0	fCLK/2 ⁶	500 kHz
	x	x	x	x	0	1	1	1	fCLK/2 ⁷	250 kHz
	x	x	x	x	1	0	0	0	fCLK/2 ⁸	125 kHz
	x	x	x	x	1	0	0	1	fCLK/2 ⁹	62.5 kHz
	x	x	x	x	1	0	1	0	fCLK/2 ¹⁰	31.25 kHz
	x	x	x	x	1	0	1	1	fCLK/2 ¹¹	15.63 kHz
1	0	0	0	0	x	x	x	x	fCLK	32 MHz
	0	0	0	1	x	x	x	x	fCLK/2	16 MHz
	0	0	1	0	x	x	x	x	fCLK/2 ²	8 MHz
	0	0	1	1	x	x	x	x	fCLK/2 ³	4 MHz
	0	1	0	0	x	x	x	x	fCLK/2 ⁴	2 MHz
	0	1	0	1	x	x	x	x	fCLK/2 ⁵	1 MHz
	0	1	1	0	x	x	x	x	fCLK/2 ⁶	500 kHz
	0	1	1	1	x	x	x	x	fCLK/2 ⁷	250 kHz
	1	0	0	0	x	x	x	x	fCLK/2 ⁸	125 kHz
	1	0	0	1	x	x	x	x	fCLK/2 ⁹	62.5 kHz
	1	0	1	0	x	x	x	x	fCLK/2 ¹⁰	31.25 kHz
	1	0	1	1	x	x	x	x	fCLK/2 ¹¹	15.63 kHz
Other than above									Setting prohibited	

Note When changing the clock selected for fCLK (by changing the system clock control register (CKC) value), do so after having stopped (serial channel stop register m (STm) = 000FH) the operation of the serial array unit (SAU).

Remark 1. x: Don't care

Remark 2. m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), mn = 00 to 03, 10 to 13

Here is an example of setting an I²C transfer rate where $f_{MCK} = f_{CLK} = 32 \text{ MHz}$.

I ² C Transfer Mode (Desired Transfer Rate)	fCLK = 32 MHz			
	Operation Clock (fMCK)	SDRmn[15:9]	Calculated Transfer Rate	Error from Desired Transfer Rate
100 kHz	fCLK/2	79	100 kHz	0.0%
400 kHz	fCLK	41	380 kHz	5.0% Note
1 MHz	fCLK	18	0.84 MHz	16.0% Note

Note The error cannot be set to about 0% because the duty ratio of the SCL signal is 50%.

15.8.6 Procedure for Processing Errors that Occurred during Simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31) Communication

The procedure for processing errors that occurred during simplified I²C (IIC00, IIC01, IIC10, IIC11, IIC20, IIC21, IIC30, IIC31) communication is described in **Figure 15 - 118** and **Figure 15 - 119**.

Figure 15 - 118 Processing Procedure in Case of Overrun Error

Software Manipulation	State of the Hardware	Remark
Reads serial data register mn (SDRmn).	The BFFmn bit of the SSRmn register is set to 0 and channel n is enabled to receive data	This is to prevent an overrun error if the next reception is completed during error processing.
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes 1 to serial flag clear trigger register mn (SIRmn).	The error flag is cleared.	Only the error during reading can be cleared, by writing the value read from the SSRmn register to the SIRmn register without modification.

Figure 15 - 119 Processing Procedure in Case of ACK Error in Simplified I²C Mode

Software Manipulation	State of the Hardware	Remark
Reads serial status register mn (SSRmn).		The error type is identified and the read value is used to clear the error flag.
Writes serial flag clear trigger register mn (SIRmn).	The error flag is cleared.	Only the error during reading can be cleared, by writing the value read from the SSRmn register to the SIRmn register without modification.
Sets the STmn bit of serial channel stop register m (STm) to 1.	The SEMn bit of serial channel enable status register m (SEm) is set to 0 and channel n stops operation.	The slave is not ready for reception because ACK is not returned. Therefore, a stop condition is created, the bus is released, and communication is started again from the start condition. Or, a restart condition is generated and transmission can be redone from address transmission.
Creates a stop condition.		
Creates a start condition.		
Sets the SSmn bit of serial channel start register m (SSm) to 1.	The SEMn bit of serial channel enable status register m (SEm) is set to 1 and channel n is enabled to operate.	

Remark m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31),
mn = 00 to 03, 10 to 13

CHAPTER 16 SERIAL INTERFACE IICA (IICA)

The number of the serial Interface IICA channels depends on the product.

	30-, 32-, 36-, and 40-pin products	44-, 48-, 52-, 56-, 64-, 80-, 100-, and 128-pin products
Number of serial interface channels	1	2

16.1 Functions of Serial Interface IICA

The serial interface IICA has the following three modes.

(1) Operation stop mode

This mode is used when serial transfers are not performed. The operating power can be reduced in this mode.

(2) I²C bus mode (multimaster supported)

This mode is used for 8-bit data transfers with several devices via two lines: a serial clock (SCLAn) line and a serial data bus (SDAAn) line.

This mode complies with the I²C bus format and the master device can send start conditions, addresses, transfer directions, acknowledges (ACK), data, and stop conditions to the slave devices, via the serial data bus. The slave device automatically detects these states and data by hardware. This function can simplify the part of application program that controls the I²C bus.

Since the SCLAn and SDAAn pins are used for open drain outputs, serial interface IICA requires pull-up resistors for the serial clock line and the serial data bus line.

(3) Wakeup mode

The STOP mode can be released by generating an interrupt request signal (INTIICAn) when an extension code from the master device or the local address has been received while in STOP mode. This can be set by using the WUPn bit of IICA control register n1 (IICCTLn1).

The all address match function is enabled by setting the SVADISn bit of the ICCTLn1 register to 1, allowing any received address is to be determined as a matched address.

Figure 16 - 1 shows a block diagram of serial interface IICA.

Remark n = 0, 1

Figure 16 - 1 Block Diagram of Serial Interface IICA0





Figure 16 - 2 shows a serial bus configuration example.

Figure 16 - 2 Example of the Serial Bus Configuration Using the I²C Bus



Remark $n = 0, 1$

16.2 Configuration of Serial Interface IICA

Serial interface IICA includes the following hardware.

Table 16 - 1 Configuration of Serial Interface IICA

Item	Configuration
Registers	IICA shift register n (IICAn) Slave address register n (SVAn)
Control registers	Peripheral enable register 0 (PER0) Peripheral reset control register 0 (PRR0) IICA control register n0 (IICCTLn0) IICA status register n (IICSn) IICA flag register n (IICFn) IICA control register n1 (IICCTLn1) IICA low-level width setting register n (IICWLn) IICA high-level width setting register n (IICWHn) Port mode register 6 (PM6) Port register 6 (P6)

Remark n = 0, 1

(1) IICA shift register n (IICAn)

The IICAn register is used to convert 8-bit serial data to 8-bit parallel data and vice versa in synchronization with the serial clock. The IICAn register can be used for both transmission and reception.

The actual transmit and receive operations can be controlled by writing to and reading from the IICAn register.

Release serial interface IICA from the clock stretch state and start data transfer by writing data to the IICAn register during the clock stretch period.


The IICAn register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 16 - 3 Format of IICA Shift Register n (IICAn)

Address: FFF50H (IICA0), FFF54H (IICA1)

After reset: 00H

R/W: R/W



Caution 1. Do not write data to the IICAn register during data transfer.

Caution 2. Write to or read from the IICAn register only during the clock stretch period. Accessing the IICAn register in a communication state other than during the clock stretch period is prohibited. When the device serves as the master, however, the IICAn register can be written only once after the communication trigger bit (STTn) is set to 1.

Caution 3. When communication is resumed, write data to the IICAn register after the interrupt triggered by a stop condition is detected.

Remark n = 0, 1

(2) Slave address register n (SVAn)

This register holds seven bits (A6, A5, A4, A3, A2, A1, and A0) of the local address when in slave mode.

The SVAn register can be set by an 8-bit memory manipulation instruction.

However, rewriting to this register is prohibited while $STDn = 1$ (while the start condition is detected).

The value of this register is 00H following a reset.

Figure 16 - 4 Format of Slave Address Register n (SVAn)

Address: F0234H (SVA0), F023CH (SVA1)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
SVAn	A6	A5	A4	A3	A2	A1	A0	0 ^{Note}

Note Bit 0 is fixed to 0.

(3) SO latch

The SO latch is used to retain the SDAAn pin's output level.

(4) Wakeup controller

This circuit generates an interrupt request signal (INTIICAn) when the received address matches the address value set to the slave address register n (SVAn), when any address is received while the all address match function is enabled, or when an extension code is received.

(5) Serial clock counter

This counter counts the serial clock cycles that are output or input during transmit/receive operations and is used to verify that 8-bit data was transmitted or received.

(6) Interrupt request signal generator

This circuit controls the generation of interrupt request signals (INTIICAn).

An I²C interrupt request is generated by the following two triggers.

- Falling edge of eighth or ninth clock of the serial clock (set by the WTIMn bit)
- Interrupt request generated when a stop condition is detected (set by the SPIEn bit)

Remark WTIMn bit: Bit 3 of IICA control register n0 (IICCTLn0)

SPIEn bit: Bit 4 of IICA control register n0 (IICCTLn0)

(7) Serial clock controller

In master mode, this circuit generates the serial clock, which is output via the SCLAn pin.

(8) Clock stretch controller

This circuit controls the timing of clock stretching.

Remark n = 0, 1

- (9) ACK generator, stop condition detector, start condition detector, and ACK detector

These circuits generate or detect each state.

- (10) Data hold time correction circuit

This circuit generates the hold time for data after the falling edge of the serial clock.

- (11) Start condition generator

This circuit generates a start condition when the STTn bit is set to 1.

However, while communication reservations are disabled (IICRSVn bit = 1) and the bus is busy (IICBSYn bit = 1), start condition requests are ignored and the STCFn bit is set to 1.

- (12) Stop condition generator

This circuit generates a stop condition when the SPTn bit is set to 1.

- (13) Bus state detector

This circuit detects whether or not the bus is released by detecting start conditions and stop conditions.

However, as the bus state cannot be detected immediately after the IICA operation is enabled, the initial state is set by the STCENn bit.

Remark 1. STTn bit: Bit 1 of IICA control register n0 (IICCTLn0)

SPTn bit: Bit 0 of IICA control register n0 (IICCTLn0)

IICRSVn bit: Bit 0 of IICA flag register n (IICFn)

IICBSYn bit: Bit 6 of IICA flag register n (IICFn)

STCFn bit: Bit 7 of IICA flag register n (IICFn)

STCENn bit: Bit 1 of IICA flag register n (IICFn)

Remark 2. n = 0, 1

16.3 Registers to Control Serial Interface IICA

The following registers are used to control serial interface IICA.

- Peripheral enable register 0 (PER0)
- Peripheral reset control register 0 (PRR0)
- IICA control register n0 (IICCTLn0)
- IICA status register n (IICSn)
- IICA flag register n (IICFn)
- IICA control register n1 (IICCTLn1)
- IICA low-level width setting register n (IICWLn)
- IICA high-level width setting register n (IICWHn)
- Port mode registers (PMxx)
- Port registers (Pxx)

Remark n = 0, 1

16.3.1 Peripheral enable register 0 (PER0)

The PER0 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

When serial interface IICAn is to be used, be sure to set bits 6 and 4 (IICA1EN and IICA0EN) of this register to 1.

The PER0 register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 16 - 5 Format of Peripheral Enable Register 0 (PER0)

Address: F00F0H

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER0	RTCWEN	IICA1EN	ADCEN	IICA0EN	SAU1EN	SAU0EN	TAU1EN	TAU0EN

IICAnEN	Control of supply of an input clock to the serial interface IICAn
0	Stops supply of an input clock. - The SFRs used by the serial interface IICAn cannot be written. - When an SFR used by the serial interface IICAn is read, the value returned is 00H or 0000H.
1	Enables supply of an input clock. The SFRs used by the serial interface IICAn can be read and written.

Caution 1. When setting serial interface IICA, make sure that the setting of the IICAnEN bit is 1 before setting the following registers. If IICAnEN = 0, the values of the registers which control the serial interface IICA are cleared to their initial values, and writing to them is ignored (except for port mode register 6 (PM6) and port register 6 (P6)).

- IICA control register n0 (IICCTLn0)
- IICA flag register n (IICFn)
- IICA status register n (IICSn)
- IICA control register n1 (IICCTLn1)
- IICA low-level width setting register n (IICWLn)
- IICA high-level width setting register n (IICWHn)

Caution 2. For details about notes on the number of pins, see CHAPTER 6 CLOCK GENERATOR.

Caution 3. While the operation of a peripheral function is enabled, do not switch the setting of the corresponding bit in the PER0 register.

When switching the setting by the PER0 register, each peripheral function assigned to the PER0 register must be stopped.

Remark n = 0, 1

16.3.2 Peripheral reset control register 0 (PRR0)

The PRR0 register is used to control resetting of the on-chip peripheral modules.

Use bits 6 and 4 (IICA1RES, IICA0RES) of the PRR0 register to control reset or release from the reset for the corresponding serial interfaces IICA1 and IICA0.

Figure 16 - 6 Format of Peripheral Reset Control Register 0 (PRR0)

Address: F00F1H

After reset: 00H

R/W: R/W

Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PRR0	0	IICA1RES	ADCRES	IICA0RES	SAU1RES	SAU0RES	TAU1RES	TAU0RES

IICAnRES	Control resetting of the serial interface IICAn
0	Serial interface IICAn is released from the reset state.
1	Serial interface IICAn is in the reset state. • The SFRs for use with the serial interface IICAn are initialized.

Remark n = 0, 1

16.3.3 IICA control register n0 (IICCTLn0)

This register is used to enable or disable the I²C operations, set the timing of clock stretching, and set other I²C operations.

The IICCTLn0 register can be set by a 1-bit or 8-bit memory manipulation instruction. Note that bits SPIEn, WTIMn, and ACKEn must be set while the setting of IICEn is 0 or this module is in the clock stretch state. These bits can be set at the same time as setting the IICEn bit 1. The value of this register is 00H following a reset.

Remark n = 0, 1

Figure 16 - 7 Format of IICA Control Register n0 (IICCTLn0) (1/5)

Address: F0230H (IICCTL00), F0238H (IICCTL10)

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICCTLn0	IICEn	LRELn	WRELn	SPIEn	WTIMn	ACKEn	STTn	SPTn
IICEn		I ² C operation enable						
0		Stop operation. Reset the IICA status register n (IICSn) ^{Note} . Stop internal operation.						
1		Enable operation.						
Be sure to set this bit (1) while the SCLAn and SDAAn lines are at high level.								
Condition for clearing (IICEn = 0)					Condition for setting (IICEn = 1)			
• Cleared by instruction • Reset					• Set by instruction			

Note The IICA status register n (IICSn), the STCFn and IICBSYn bits of the IICA flag register n (IICFn), and the CLDn and DADn bits of IICA control register n1 (IICCTLn1) are reset.

Caution If the operation of I²C is enabled (IICEn = 1) when the SCLAn line is high level, the SDAAn line is low level, and the digital filter is turned on (DFCn bit of IICCTLn1 register = 1), a start condition will be inadvertently detected immediately. In this case, set (1) the LRELn bit by using a 1-bit memory manipulation instruction immediately after enabling operation of I²C (IICEn = 1).

Remark n = 0, 1

Figure 16 - 7 Format of IICA Control Register n0 (IICCTLn0) (2/5)

LRELn Notes 1, 2	Exit from communications				
0	Normal operation				
1	IICA exits from the current communications and sets standby mode. This setting is automatically cleared to 0 after being executed. Its uses include cases in which a locally irrelevant extension code has been received. The SCLAn and SDAAn lines are set to high impedance. The following flags of IICA control register n0 (IICCTLn0) and the IICA status register n (IICSn) are cleared to 0. • STTn • SPTn • MSTSn • EXCn • COIn • TRCn • ACKDn • STDn				
The standby mode following exit from communications remains in effect until the following communications entry conditions are met. • After a stop condition is detected, restart is in master mode. • An address match, extension code reception, or address reception with the all address match function enabled occurs after the start condition.					
<table border="1"> <tr> <th>Condition for clearing (LRELn = 0)</th><th>Condition for setting (LRELn = 1)</th></tr> <tr> <td> • Automatically cleared after execution • Reset </td><td> • Set by instruction </td></tr> </table>		Condition for clearing (LRELn = 0)	Condition for setting (LRELn = 1)	• Automatically cleared after execution • Reset	• Set by instruction
Condition for clearing (LRELn = 0)	Condition for setting (LRELn = 1)				
• Automatically cleared after execution • Reset	• Set by instruction				

WRELn Notes 1, 2	Release from the clock stretch state				
0	The interface is not released from the clock stretch state.				
1	The interface is released from the clock stretch state. After release from the clock stretch state, this bit is automatically cleared to 0.				
When the WRELn bit is set (for release from the clock stretch state) during the clock stretch period at the ninth clock pulse in the transmission state (TRCn = 1), the SDAAn line goes into the high impedance state (TRCn = 0).					
<table border="1"> <tr> <th>Condition for clearing (WRELn = 0)</th><th>Condition for setting (WRELn = 1)</th></tr> <tr> <td> • Automatically cleared after execution • Reset </td><td> • Set by instruction </td></tr> </table>		Condition for clearing (WRELn = 0)	Condition for setting (WRELn = 1)	• Automatically cleared after execution • Reset	• Set by instruction
Condition for clearing (WRELn = 0)	Condition for setting (WRELn = 1)				
• Automatically cleared after execution • Reset	• Set by instruction				

SPIEn ^{Note 1}	Enable/disable generation of interrupt request when stop condition is detected				
0	Disable				
1	Enable				
If the WUPn bit of IICA control register n1 (IICCTLn1) is 1, no stop condition interrupt will be generated even if SPIEn = 1.					
<table border="1"> <tr> <th>Condition for clearing (SPIEn = 0)</th><th>Condition for setting (SPIEn = 1)</th></tr> <tr> <td> • Cleared by instruction • Reset </td><td> • Set by instruction </td></tr> </table>		Condition for clearing (SPIEn = 0)	Condition for setting (SPIEn = 1)	• Cleared by instruction • Reset	• Set by instruction
Condition for clearing (SPIEn = 0)	Condition for setting (SPIEn = 1)				
• Cleared by instruction • Reset	• Set by instruction				

Note 1. The setting of this bit has no effect while the setting of IICEn is 0.

Note 2. Reading the LRELn and WRELn bits always returns 0.

Caution If the operation of I²C is enabled (IICEn = 1) when the SCLAn line is high level, the SDAAn line is low level, and the digital filter is turned on (DFCn bit of IICCTLn1 register = 1), a start condition will be inadvertently detected immediately. In this case, set (1) the LRELn bit by using a 1-bit memory manipulation instruction immediately after enabling operation of I²C (IICEn = 1).

Remark n = 0, 1

Figure 16 - 7 Format of IICA Control Register n0 (IICCTLn0) (3/5)

WTIMn Note 1	Control of clock stretching and interrupt request generation				
0	An interrupt request is generated on the falling edge of the eighth clock cycle. Master mode: After the output of eight clock pulses, the clock output is set to the low level and clock stretching is set. Slave mode: After the input of eight clock pulses, the clock is set to the low level and clock stretching is set for the master device.				
1	An interrupt request is generated on the falling edge of the ninth clock cycle. Master mode: After the output of nine clock pulses, the clock output is set to the low level and clock stretching is set. Slave mode: After the input of nine clock pulses, the clock is set to the low level and clock stretching is set for the master device.				
An interrupt is generated on the falling edge of the ninth clock cycle during address transfer independently of the setting of this bit. The setting of this bit is valid when the address transfer is completed. In master mode, clock stretching is inserted at the falling edge of the ninth clock cycle during address transfer. For a slave device that has received a local address, clock stretching is inserted at the falling edge of the ninth clock cycle after an acknowledge (ACK) is issued. However, if the slave device has received an extension code, clock stretching is inserted at the falling edge of the eighth clock cycle. When an address is received while the all address match function is enabled, clock stretching is inserted at the falling edge of the eighth clock cycle.					
<table><tr><th>Condition for clearing (WTIMn = 0)</th><th>Condition for setting (WTIMn = 1)</th></tr><tr><td> • Cleared by instruction • Reset </td><td> • Set by instruction </td></tr></table>		Condition for clearing (WTIMn = 0)	Condition for setting (WTIMn = 1)	• Cleared by instruction • Reset	• Set by instruction
Condition for clearing (WTIMn = 0)	Condition for setting (WTIMn = 1)				
• Cleared by instruction • Reset	• Set by instruction				

ACKEn Notes 1, 2	Acknowledgment control				
0	Disable acknowledgment.				
1	Enable acknowledgment. During the ninth clock period, the SDAAn line is set to low level.				
<table><tr><th>Condition for clearing (ACKEn = 0)</th><th>Condition for setting (ACKEn = 1)</th></tr><tr><td> • Cleared by instruction • Reset </td><td> • Set by instruction </td></tr></table>		Condition for clearing (ACKEn = 0)	Condition for setting (ACKEn = 1)	• Cleared by instruction • Reset	• Set by instruction
Condition for clearing (ACKEn = 0)	Condition for setting (ACKEn = 1)				
• Cleared by instruction • Reset	• Set by instruction				

Note 1. The signal of this bit is invalid while IICEn is 0. Set this bit during that period.

Note 2. The set value is invalid during address transfer and if the code is not an extension code, and the all address match function is disabled.

When the device serves as a slave and the addresses match, an acknowledgment is generated regardless of the set value.

Remark n = 0, 1

Figure 16 - 7 Format of IICA Control Register n0 (IICCTLn0) (4/5)

STTn Notes 1, 2	Start condition trigger
0	Do not generate a start condition.
1	When bus is released (in standby state, when IICBSYn = 0): If this bit is set (1), a start condition is generated (startup as the master). When a third party is communicating: - When communication reservation function is enabled (IICRSVn = 0) Functions as the start condition reservation flag. When set to 1, automatically generates a start condition after the bus is released. - When communication reservation function is disabled (IICRSVn = 1) Even if this bit is set (1), the STTn bit is cleared and the STTn clear flag (STCFn) is set (1). No start condition is generated. In the clock stretch state (for a master device): Generates a restart condition after release from the clock stretch state.
Cautions concerning set timing - For master reception: Cannot be set to 1 during transfer. Can be set to 1 only during the clock stretch period when the ACKEn bit has been cleared to 0 and slave has been notified of final reception. - For master transmission: A start condition cannot be generated normally during the acknowledge period. Set to 1 during the clock stretch period that follows output of the ninth clock. - Cannot be set to 1 at the same time as stop condition trigger (SPTn). - Once STTn is set (1), setting it again (1) before the clear condition is met is not allowed.	
Condition for clearing (STTn = 0)	Condition for setting (STTn = 1)
- Cleared by setting the STTn bit to 1 while communication reservation is prohibited. - Cleared by loss in arbitration - Cleared after start condition is generated by master device - Cleared by LRELn = 1 (exit from communications) - When IICEn = 0 (operation stop) - Reset	Set by instruction

Note 1. The signal of this bit is invalid while IICEn is 0.

Note 2. The STTn bit is always read as 0.

Remark 1. IICRSVn: Bit 0 of IIC flag register n (IICFn)

STCFn: Bit 7 of IIC flag register n (IICFn)

Remark 2. n = 0, 1

Figure 16 - 7 Format of IICA Control Register n0 (IICCTLn0) (5/5)

SPTn ^{Note}	Stop condition trigger				
0	Stop condition is not generated.				
1	Stop condition is generated (termination of master device's transfer).				
Cautions concerning set timing - For master reception: Cannot be set to 1 during transfer. Can be set to 1 only during the clock stretch period when the ACKEn bit has been cleared to 0 and slave has been notified of final reception. - For master transmission: A stop condition cannot be generated normally during the acknowledge period. Therefore, set it during the clock stretch period that follows output of the ninth clock. - Cannot be set to 1 at the same time as start condition trigger (STTn). - The SPTn bit can be set to 1 only when in master mode. - When the WTIMn bit has been cleared to 0, if the SPTn bit is set to 1 during the clock stretch period that follows output of eight clock pulses, note that a stop condition will be generated during the high-level period of the ninth clock after release from the clock stretch state. The WTIMn bit should be changed from 0 to 1 during the clock stretch period following the output of eight clock pulses, and the SPTn bit should be set to 1 during the clock stretch period that follows the output of the ninth clock. - Once SPTn is set (1), setting it again (1) before the clear condition is met is not allowed.					
<table border="1"> <thead> <tr> <th>Condition for clearing (SPTn = 0)</th><th>Condition for setting (SPTn = 1)</th></tr> </thead> <tbody> <tr> <td> - Cleared by loss in arbitration - Automatically cleared after stop condition is detected - Cleared by LRELn = 1 (exit from communications) - When IICEn = 0 (operation stop) - Reset </td><td> - Set by instruction </td></tr> </tbody> </table>		Condition for clearing (SPTn = 0)	Condition for setting (SPTn = 1)	- Cleared by loss in arbitration - Automatically cleared after stop condition is detected - Cleared by LRELn = 1 (exit from communications) - When IICEn = 0 (operation stop) - Reset	Set by instruction
Condition for clearing (SPTn = 0)	Condition for setting (SPTn = 1)				
- Cleared by loss in arbitration - Automatically cleared after stop condition is detected - Cleared by LRELn = 1 (exit from communications) - When IICEn = 0 (operation stop) - Reset	Set by instruction				

Note The SPTn bit is always read as 0.

Caution When bit 3 (TRCn) of the IICA status register n (IICSn) is set to 1 (transmission state), bit 5 (WRELn) of IICA control register n0 (IICCTLn0) is set to 1 during the ninth clock and the interface is released from the clock stretch state, after which the TRCn bit is cleared (reception state) and the SDAAn line is set to the high impedance state. Release the interface from the clock stretch state while the TRCn bit is 1 (transmission state) by writing to the IICA shift register n.

Remark 1. Bit 0 (SPTn) becomes 0 when it is read after data setting.

Remark 2. n = 0, 1

16.3.4 IICA status register n (IICS_n)

This register indicates the state of the I²C.

The IICS_n register can only be read by a 1-bit or 8-bit memory manipulation instruction while the setting of STT_n is 1 or this module is in the clock stretch state. The value of this register is 00H following a reset.

Caution Reading the IICS_n register while the address match wakeup function is enabled (WUP_n = 1) in STOP mode is prohibited. When the WUP_n bit is changed from 1 to 0 (wakeup operation is stopped), regardless of the INTIICAn interrupt request signal, the change in status is not reflected until the next start condition or stop condition is detected. To use the wakeup function, therefore, enable (SPIEn = 1) the interrupt generated by detecting a stop condition and read the IICS_n register after the interrupt has been detected.

Remark STT_n: Bit 1 of IICA control register n0 (IICCTLn0)

WUP_n: Bit 7 of IICA control register n1 (IICCTLn1)

Figure 16 - 8 Format of IICA Status Register n (IICS_n) (1/4)

Address: FFF51H (IICS0), FFF55H (IICS1)

After reset: 00H

R/W: R

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IICSn	MSTS _n	ALD _n	EXC _n	COL _n	TRC _n	ACKD _n	STD _n	SPD _n
MSTS _n		Master status check flag						
0		Slave device status or communication standby status						
1		Master device communication status						
Condition for clearing (MSTS _n = 0)					Condition for setting (MSTS _n = 1)			
• When a stop condition is detected • When ALD_n = 1 (arbitration loss) • Cleared by LREL_n = 1 (exit from communications) • When the IICEn bit changes from 1 to 0 (operation stop) • Reset					• When a start condition is generated			
ALD _n		Detection of arbitration loss						
0		This status means either that there was no arbitration, or that the arbitration result was a “win”						
1		This status indicates the arbitration result was a “loss”. The MSTS _n bit is cleared.						
Condition for clearing (ALD _n = 0)					Condition for setting (ALD _n = 1)			
• Automatically cleared after the IICSn register is read^{Note} • When the IICEn bit changes from 1 to 0 (operation stop) • Reset					• When the arbitration result is a “loss”.			

Note The ALD_n bit is also cleared when a 1-bit memory manipulation instruction is executed for another bit in the IICS_n register. Therefore, when using the ALD_n bit, read the data of this bit before the data of the other bits.

Remark 1. LREL_n: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark 2. n = 0, 1

Figure 16 - 8 Format of IICA Status Register n (IICSn) (2/4)

EXCn	Detection of extension code reception	
0	Extension code was not received.	
1	Extension code was received. Or, the all address match function is enabled.	
Condition for clearing (EXCn = 0)		Condition for setting (EXCn = 1)
• When a start condition is detected • When a stop condition is detected • Cleared by LRELn = 1 (exit from communications) • When the IICEn bit changes from 1 to 0 (operation stop) • Reset		• When the higher four bits of the received address data is either "0000" or "1111" (set at the rising edge of the eighth clock). • When an address is received while the all address match function is enabled (IICCTLn1.SVADISn = 1) (set at the rising edge of the eighth clock).

COIn	Detection of matching addresses	
0	Addresses do not match.	
1	Addresses match. Or, the all address match function is enabled.	
Condition for clearing (COIn = 0)		Condition for setting (COIn = 1)
• When a start condition is detected • When a stop condition is detected • Cleared by LRELn = 1 (exit from communications) • When the IICEn bit changes from 1 to 0 (operation stop) • Reset		• When the received address matches the local address (slave address register n (SVAn)) (set at the rising edge of the eighth clock). • When an address is received while the all address match function is enabled (IICCTLn1.SVADISn = 1) (set at the rising edge of the eighth clock).

Remark 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark 2. n = 0, 1

Figure 16 - 8 Format of IICA Status Register n (IICSn) (3/4)

TRCn	Detection of transmit/receive status
0	Receive status (other than transmit status). The SDAAn line is set for high impedance.
1	Transmit status. The value in the SOn latch is enabled for output to the SDAAn line (valid starting at the falling edge of the first byte's ninth clock).
Condition for clearing (TRCn = 0)	
<Both master and slave> - When a stop condition is detected - Cleared by LRELn = 1 (exit from communications) - When the IICEn bit changes from 1 to 0 (operation stop) - Cleared by WRELn = 1^{Note} (release from the clock stretch state) - When the ALDn bit changes from 0 to 1 (arbitration loss) - Reset - When not used for communication (MSTS_n, EXC_n, COIn = 0) <Master> - When "1" is output to the first byte's LSB (transfer direction specification bit) <Slave> - When a start condition is detected - When "0" is input to the first byte's LSB (transfer direction specification bit)	
Condition for setting (TRCn = 1)	
<Master> - When a start condition is generated - When 0 (master transmission) is output to the LSB (transfer direction specification bit) of the first byte (during address transfer) <Slave> - When 1 (slave transmission) is input to the LSB (transfer direction specification bit) of the first byte from the master (during address transfer)	

Note When bit 3 (TRCn) of the IICA status register n (IICS_n) is set to 1 (transmission state), bit 5 (WRELn) of IICA control register n0 (IICCTLn0) is set to 1 during the ninth clock and the interface is released from the clock stretch state, after which the TRCn bit is cleared (reception state) and the SDAAn line is set to the high impedance state. Release the interface from the clock stretch state while the TRCn bit is 1 (transmission state) by writing to the IICA shift register n.

Remark 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)
IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark 2. n = 0, 1

Figure 16 - 8 Format of IICA Status Register n (IICSn) (4/4)

ACKDn	Detection of acknowledge (ACK)	
0	Acknowledge was not detected.	
1	Acknowledge was detected.	
Condition for clearing (ACKDn = 0)		Condition for setting (ACKDn = 1)
• When a stop condition is detected • At the rising edge of the next byte's first clock • Cleared by LRELn = 1 (exit from communications) • When the IICEn bit changes from 1 to 0 (operation stop) • Reset		• After the SDAAn line is set to low level at the rising edge of SCLAn line's ninth clock

STDn	Detection of start condition	
0	Start condition was not detected.	
1	Start condition was detected. This indicates that the address transfer period is in effect.	
Condition for clearing (STDn = 0)		Condition for setting (STDn = 1)
• When a stop condition is detected • At the rising edge of the next byte's first clock following address transfer • Cleared by LRELn = 1 (exit from communications) • When the IICEn bit changes from 1 to 0 (operation stop) • Reset		• When a start condition is detected

SPDn	Detection of stop condition	
0	Stop condition was not detected.	
1	Stop condition was detected. The master device's communication is terminated and the bus is released.	
Condition for clearing (SPDn = 0)		Condition for setting (SPDn = 1)
• At the rising edge of the address transfer byte's first clock following setting of this bit and detection of a start condition • When the WUPn bit changes from 1 to 0 • When the IICEn bit changes from 1 to 0 (operation stop) • Reset		• When a stop condition is detected

Remark 1. LRELn: Bit 6 of IICA control register n0 (IICCTLn0)

IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark 2. n = 0, 1

16.3.5 IICA flag register n (IICFn)

This register sets the operation mode of I²C and indicates the state of the I²C bus.

The IICFn register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the STTn clear flag (STCFn) and I²C bus status flag (IICBSYn) bits are read-only.

The IICRSVn bit can be used to enable or disable the communication reservation.

The STCENn bit can be used to set the initial value of the IICBSYn bit.

The IICRSVn and STCENn bits can be written only when the operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) = 0). The IICFn register is read-only while the operation of the I²C is enabled. The value of this register is 00H following a reset.

Figure 16 - 9 Format of IICA Flag Register n (IICFn) (1/2)

Address: FFF52H (IICF0), FFF56H (IICF1)

After reset: 00H

R/W: R/W^{Note}

Symbol	<7>	<6>	5	4	3	2	<1>	<0>
IICFn	STCFn	IICBSYn	0	0	0	0	STCENn	IICRSVn

STCFn	STTn clear flag
0	Generate start condition
1	Start condition generation unsuccessful: clear the STTn flag
Condition for clearing (STCFn = 0)	
• Cleared by STTn = 1 • When IICEn = 0 (operation stop) • Reset	
Condition for setting (STCFn = 1)	
• Generating start condition unsuccessful and the STTn bit cleared to 0 when communication reservation is disabled (IICRSVn = 1).	

IICBSYn	I ² C bus status flag
0	Bus release status (communication initial status when STCENn = 1)
1	Bus communication status (communication initial status when STCENn = 0)
Condition for clearing (IICBSYn = 0)	
• When a stop condition is detected • When IICEn = 0 (operation stop) • Reset	
Condition for setting (IICBSYn = 1)	
• When a start condition is detected • Setting of the IICEn bit when STCENn = 0	

Note Bits 7 and 6 are read-only.

Remark 1. STTn: Bit 1 of IICA control register n0 (IICCTLn0)

Remark 2. IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark 3. n = 0, 1

Figure 16 - 9 Format of IICA Flag Register n (IICFn) (2/2)

STCENn	Initial start enable trigger	
0	After operation is enabled (IICEn = 1), enable generation of a start condition upon detection of a stop condition.	
1	After operation is enabled (IICEn = 1), enable generation of a start condition without detecting a stop condition.	
Condition for clearing (STCENn = 0)		Condition for setting (STCENn = 1)
• Cleared by instruction • When a start condition is detected • Reset		• Set by instruction

IICRSVn	Communication reservation function disable bit	
0	Enable communication reservation	
1	Disable communication reservation	
Condition for clearing (IICRSVn = 0)		Condition for setting (IICRSVn = 1)
• Cleared by instruction • Reset		• Set by instruction

Caution 1. Write to the STCENn bit only when the operation is stopped (IICEn = 0).

Caution 2. As the bus release status (IICBSYn = 0) is recognized regardless of the actual bus status when STCENn = 1. When generating the first start condition (STTn = 1), it is necessary to verify that no third party communications are in progress in order to prevent such communications from being destroyed.

Caution 3. Write to the IICRSVn bit only when the operation is stopped (IICEn = 0).

Remark 1. STTn: Bit 1 of IICA control register n0 (IICCTLn0)

Remark 2. IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark 3. n = 0, 1

16.3.6 IICA control register n1 (IICCTLn1)

This register is used to set the operation mode of I²C and detect the states of the SCLAn and SDAAn pins.

The IICCTLn1 register can be set by a 1-bit or 8-bit memory manipulation instruction. However, the CLDn and DADn bits are read-only.

Set the IICCTLn1 register, except the WUPn bit, while operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0). The value of this register is 00H following a reset.

Figure 16 - 10 Format of IICA Control Register n1 (IICCTLn1) (1/3)

Address: F0231H (IICCTL01), F0239H (IICCTL11)

After reset: 00H

R/W: R/W>Note 1

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	1	<0>
IICCTLn1	WUPn	SVADISn	CLDn	DADn	SMCn	DFCn	0	PRSn

WUPn	Control of address match wakeup
0	Stops operation of address match wakeup function in STOP mode.
1	Enables operation of address match wakeup function in STOP mode.

To shift to STOP mode when WUPn = 1, execute the STOP instruction at least three cycles of f_{MCK} after setting (1) the WUPn bit (see **Figure 16 - 22 Flow When Setting WUPn = 1**).


Clear (0) the WUPn bit after the address has matched, an address has been received while the all address match function is enabled, or an extension code has been received. The subsequent communication can be entered by the clearing (0) WUPn bit. (The interface must be released from the clock stretch state and transmit data must be written after the WUPn bit has been cleared (0).)

The interrupt timing when the address has matched, when an address has been received while the all address match function is enabled, or when an extension code has been received, while WUPn = 1, is identical to the interrupt timing when WUPn = 0. (A delay of the difference of sampling by the clock will occur.) Furthermore, when WUPn = 1, a stop condition interrupt is not generated even if the SPIEn bit is set to 1.

Condition for clearing (WUPn = 0)	Condition for setting (WUPn = 1)
Cleared by instruction (after address match, address reception with the all address match function enabled, or extension code reception)	Set by instruction (when the MSTSn, EXCn, and COIn bits are "0", and the STDn bit also "0" (communication not entered))Note 2

Note 1. Bits 5 and 4 are read-only.

Note 2. The status of the IICA status register n (IICSn) must be checked and the WUPn bit must be set during the period shown below.



Remark n = 0, 1

Figure 16 - 10 Format of IICA Control Register n1 (IICCTLn1) (2/3)

SVADISn	Address match disabling flag	
0	Disables the all address match function.	
1	Enables the all address match function.	
When SVADISn = 1, IICA considers any address as address match, and performs the same operation as that when an extension code is received.		
Therefore, IICSn.COIn is set to 1, and IICSn.EXCn is set to 1.		
For details about extension code reception, see 16.5.11 Extension Code .		

CLDn	Detection of SCLAn pin level (valid only when IICEn = 1)	
0	The SCLAn pin was detected at low level.	
1	The SCLAn pin was detected at high level.	
Condition for clearing (CLDn = 0)		Condition for setting (CLDn = 1)
• When the SCLAn pin is at low level • When IICEn = 0 (operation stop) • Reset		• When the SCLAn pin is at high level

DADn	Detection of SDAAn pin level (valid only when IICEn = 1)	
0	The SDAAn pin was detected at low level.	
1	The SDAAn pin was detected at high level.	
Condition for clearing (DADn = 0)		Condition for setting (DADn = 1)
• When the SDAAn pin is at low level • When IICEn = 0 (operation stop) • Reset		• When the SDAAn pin is at high level

SMCn	Operation mode switching	
0	Operates in standard mode (fastest transfer rate: 100 kbps).	
1	Operates in fast mode (fastest transfer rate: 400 kbps) or fast mode plus (fastest transfer rate: 1 Mbps).	

Caution 1. The fastest operation frequency of the IICA operation clock (f_{MCK}) is 20 MHz (max.).

Set bit 0 (PRSn) of the IICA control register n1 (IICCTLn1) to "1" only when the f_{CLK} exceeds 20 MHz.

Caution 2. Note the minimum f_{CLK} operation frequency when setting the transfer clock.

The minimum f_{CLK} operation frequency for serial interface IICA is determined according to the mode.

Fast mode: f_{CLK} = 3.5 MHz (min.)

Fast mode plus: f_{CLK} = 10 MHz (min.)

Normal mode: f_{CLK} = 1 MHz (min.)

Remark 1. IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark 2. n = 0, 1

Figure 16 - 10 Format of IICA Control Register n1 (IICCTLn1) (3/3)

DFCn	Digital filter operation control
0	Digital filter off.
1	Digital filter on.
Use the digital filter only in fast mode and fast mode plus. The digital filter is used for noise elimination. The transfer clock does not vary, regardless of the DFCn bit being set (1) or cleared (0).	
PRSn	IICA operation clock (fMCK)
0	Selects fCLK ($1 \text{ MHz} \leq \text{fCLK} \leq 20 \text{ MHz}$).
1	Selects fCLK/2 ($20 \text{ MHz} < \text{fCLK}$).

Caution 1. The fastest operation frequency of the IICA operation clock (fMCK) is 20 MHz (max.).

Set bit 0 (PRSn) of the IICA control register n1 (IICCTLn1) to "1" only when the fCLK exceeds 20 MHz.

Caution 2. Note the minimum fCLK operation frequency when setting the transfer clock.

The minimum fCLK operation frequency for serial interface IICA is determined according to the mode.

Fast mode: fCLK = 3.5 MHz (min.)

Fast mode plus: fCLK = 10 MHz (min.)

Normal mode: fCLK = 1 MHz (min.)

Remark 1. IICEn: Bit 7 of IICA control register n0 (IICCTLn0)

Remark 2. n = 0, 1

16.3.7 IICA low-level width setting register n (IICWLn)

This register is used to set the low-level width (t_{LOW}) of the SCLAn pin signal that is output by serial interface IICA and to control the SDAAn pin signal.

The IICWLn register can be set by an 8-bit memory manipulation instruction.

Set the IICWLn register while operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

The value of this register is FFH following a reset.

For details about setting the IICWLn register, see **16.4.2 Setting transfer clock by using IICWLn and IICWHn registers**. The data hold time is one-quarter of the time set by the IICWLn register.

Figure 16 - 11 Format of IICA Low-Level Width Setting Register n (IICWLn)

Address: F0232H (IICWL0), F023AH (IICWL1)

After reset: FFH

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
IICWLn								

16.3.8 IICA high-level width setting register n (IICWHn)

This register is used to set the high-level width of the SCLAn pin signal that is output by serial interface IICA and to control the SDAAn pin signal.

The IICWHn register can be set by an 8-bit memory manipulation instruction.

Set the IICWHn register while operation of I²C is disabled (bit 7 (IICEn) of IICA control register n0 (IICCTLn0) is 0).

The value of this register is FFH following a reset.

Figure 16 - 12 Format of IICA High-Level Width Setting Register n (IICWHn)

Address: F0233H (IICWH0), F023BH (IICWH1)

After reset: FFH

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
IICWHn								

Remark 1. For setting procedures of the transfer clock on master side and of the IICWLn and IICWHn registers on slave side, see **16.4.2 (1)** and **16.4.2 (2)**, respectively.

Remark 2. n = 0, 1

16.3.9 Registers to control the port function multiplexed with the IICA I/O pins

When the IICA serial interface is to be used, set up the port mode register (PMxx) and port register (Pxx) related to the port function multiplexed with the pins of the given IICA channel.

For details, see **4.3.1 Port mode registers (PMxx)** and **4.3.2 Port registers (Pxx)**.

When using the P60/SCLA0 pin as clock I/O and the P61/SDAA0 pin as serial data I/O, clear PM60 and PM61, and the output latches of P60 and P61 to 0.

Set the IICEn bit (bit 7 of IICA control register n0 (IICCTLn0)) to 1 before setting the output mode because the P60/SCLA0 and P61/SDAA0 pins output a low level (fixed) when the IICEn bit is 0.

16.4 I²C Bus Mode Functions

16.4.1 Pin Configuration

The serial clock pin (SCLAn) and the serial data bus pin (SDAAn) are configured as follows.

- (1) SCLAn....This pin is used for serial clock input and output.


This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

- (2) SDAAn....This pin is used for serial data input and output.

This pin is an N-ch open-drain output for both master and slave devices. Input is Schmitt input.

Since outputs from the serial clock line and the serial data bus line are N-ch open-drain outputs, an external pull-up resistor is required.

Figure 16 - 13 Pin Configuration Diagram



Remark n = 0, 1

16.4.2 Setting transfer clock by using IICWLn and IICWHn registers

(1) Setting transfer clock on master side

$$\text{Transfer clock} = \frac{f_{\text{MCK}}}{\text{IICWL} + \text{IICWH} + f_{\text{MCK}} (t_{\text{R}} + t_{\text{F}})}$$

At this time, the optimal setting values of the IICWLn and IICWHn registers are as follows.

(The fractional parts of all setting values are rounded up.)

- When the fast mode

$$\text{IICWLn} = \frac{0.52}{\text{Transfer clock}} \times f_{\text{MCK}}$$

$$\text{IICWHn} = \left(\frac{0.48}{\text{Transfer clock}} - t_{\text{R}} - t_{\text{F}} \right) \times f_{\text{MCK}}$$

- When the normal mode

$$\text{IICWLn} = \frac{0.47}{\text{Transfer clock}} \times f_{\text{MCK}}$$

$$\text{IICWHn} = \left(\frac{0.53}{\text{Transfer clock}} - t_{\text{R}} - t_{\text{F}} \right) \times f_{\text{MCK}}$$

- When the fast mode plus

$$\text{IICWLn} = \frac{0.50}{\text{Transfer clock}} \times f_{\text{MCK}}$$

$$\text{IICWHn} = \left(\frac{0.50}{\text{Transfer clock}} - t_{\text{R}} - t_{\text{F}} \right) \times f_{\text{MCK}}$$

(2) Setting IICWLn and IICWHn registers on slave side

(The fractional parts of all setting values are rounded up.)

- When the fast mode

$$\text{IICWLn} = 1.3 \mu\text{s} \times f_{\text{MCK}}$$

$$\text{IICWHn} = (1.2 \mu\text{s} - t_{\text{R}} - t_{\text{F}}) \times f_{\text{MCK}}$$

- When the normal mode

$$\text{IICWLn} = 4.7 \mu\text{s} \times f_{\text{MCK}}$$

$$\text{IICWHn} = (5.3 \mu\text{s} - t_{\text{R}} - t_{\text{F}}) \times f_{\text{MCK}}$$

- When the fast mode plus

$$\text{IICWLn} = 0.50 \mu\text{s} \times f_{\text{MCK}}$$

$$\text{IICWHn} = (0.50 \mu\text{s} - t_{\text{R}} - t_{\text{F}}) \times f_{\text{MCK}}$$

Caution 1. The fastest operation frequency of the IICA operation clock (f_{MCK}) is 20 MHz (max.). Set bit 0 (PRSn) of the IICA control register n1 (IICCTLn1) to "1" only when the f_{CLK} exceeds 20 MHz.

Caution 2. Note the minimum f_{CLK} operation frequency when setting the transfer clock. The minimum f_{CLK} operation frequency for serial interface IICA is determined according to the mode.

Fast mode: $f_{\text{CLK}} = 3.5 \text{ MHz (min.)}$

Fast mode plus: $f_{\text{CLK}} = 10 \text{ MHz (min.)}$

Normal mode: $f_{\text{CLK}} = 1 \text{ MHz (min.)}$

(Remarks are listed on the next page.)

Remark 1. Calculate the rise time (t_R) and fall time (t_F) of the SDAAn and SCLAn signals separately, because they differ depending on the pull-up resistance and wire load.

Remark 2. IICWLn: IICA low-level width setting register n

IICWHn: IICA high-level width setting register n

t_F : SDAAn and SCLAn signal falling times

t_R : SDAAn and SCLAn signal rising times

fMCK: IICA operation clock frequency


Remark 3. n = 0, 1

16.5 I²C Bus Definitions and Control Methods

The following section describes the I²C bus's serial data communication format and the signals used by the I²C bus.

Figure 16 - 14 shows the transfer timing for the “start condition”, “address”, “data”, and “stop condition” output via the I²C bus's serial data bus.

Figure 16 - 14 I²C Bus Serial Data Transfer Timing



The master device generates the start condition, slave address, and stop condition.

The acknowledge (ACK) can be generated by either the master or slave device (normally, it is output by the device that receives 8-bit data).


The serial clock (SCLAn) is continuously output by the master device. However, for the slave device, the period over which the SCLAn pin is at the low level can be extended and clock stretching can be inserted.

16.5.1 Start Conditions

When the SCLAn pin is at high level, changing the SDAAn pin from the high level to the low level generates a stop condition.

A stop condition is a signal that the master device generates to the slave device when starting a serial transfer. When the device is used as a slave, start conditions can be detected.

Figure 16 - 15 Start Conditions



A start condition is output when bit 1 (STTn) of IICA control register n0 (IICCTLn0) is set (1) after a stop condition has been detected (SPDn: Bit 0 of the IICA status register n (IICSn) = 1). When a start condition is detected, bit 1 (STDn) of the IICSn register is set (1).


Remark n = 0, 1

16.5.2 Address

The address is defined by the 7 bits of data that follow the start condition.

An address is a 7-bit data segment that is output in order to select one of the slave devices that are connected to the master device via the bus lines. Therefore, each slave device connected via the bus lines must have a unique address. The slave devices include hardware that detects the start condition and checks whether or not the 7-bit address data matches the data values stored in the slave address register n (SVAn). If the address data matches the SVAn register values, the slave device is selected and communicates with the master device until the master device generates a start condition or stop condition.

Figure 16 - 16 Addresses



Note INTIICAn is not issued if data other than a local address or extension code is received while the all address match function is disabled during slave device operation.

Addresses are output when a total of 8 bits consisting of the slave address and the transfer direction described in **16.5.3 Transfer Direction Specification** are written to the IICA shift register n (IICAn). The received addresses are written to the IICAn register.


The slave address is assigned to the higher 7 bits of the IICAn register.

16.5.3 Transfer Direction Specification

In addition to the 7-bit address data, the master device sends 1 bit that specifies the transfer direction.

When this transfer direction specification bit has a value of "0", it indicates that the master device is transmitting data to a slave device. When the transfer direction specification bit has a value of "1", it indicates that the master device is receiving data from a slave device.

Figure 16 - 17 Transfer Direction Specification



Note INTIICAn is not issued if data other than a local address or extension code is received while the all address match function is disabled during slave device operation.

Remark $n = 0, 1$

16.5.4 Acknowledge (ACK)

ACK is used to check the status of serial data at the transmission and reception sides.

The reception side returns ACK each time it has received 8-bit data.

The transmission side usually receives ACK after transmitting 8-bit data. When ACK is returned from the reception side, it is assumed that reception has been correctly performed and processing is continued. Whether ACK has been detected can be checked by using bit 2 (ACKDn) of the IICA status register n (IICSn).

When the master receives the last data item, it does not return ACK and instead generates a stop condition. If a slave does not return ACK after receiving data, the master outputs a stop condition or restart condition and stops transmission. If ACK is not returned, the possible causes are as follows.

- <1> Reception was not performed normally.
- <2> The final data item was received.
- <3> The reception side specified by the address does not exist.


To generate ACK, the reception side makes the SDAAn line low at the ninth clock (indicating normal reception).

Automatic generation of ACK is enabled by setting bit 2 (ACKEn) of IICA control register n0 (IICCTLn0) to 1. Bit 3 (TRCn) of the IICSn register is set to the value of the eighth bit that follows 7-bit address information. Usually, set the ACKEn bit to 1 for reception (TRCn = 0).

If a slave can receive no more data during reception (TRCn = 0) or does not require the next data item, then the slave must inform the master, by clearing the ACKEn bit to 0, that it will not receive any more data.

When the master does not require the next data item during reception (TRCn = 0), it must clear the ACKEn bit to 0 so that ACK is not generated. In this way, the master informs a slave at the transmission side that it does not require any more data (transmission will be stopped).

Figure 16 - 18 ACK



When the local address is received, ACK is automatically generated, regardless of the value of the ACKEn bit. When an address other than that of the local address is received, ACK is not generated (NACK).

When an extension code is received, or when an address is received while the all address match function is enabled, ACK is generated if the ACKEn bit is set to 1 in advance.

How ACK is generated when data is received depends on the setting of the timing of clock stretching as follows.


- When 8th cycle clock stretching is selected (bit 3 (WTIMn) of the IICCTLn0 register = 0):
By setting the ACKEn bit to 1 before release from the clock stretch state, ACK is generated at the falling edge of the eighth clock cycle of the SCLAn pin.
- When 9th cycle clock stretching is selected (bit 3 (WTIMn) of the IICCTLn0 register = 1):
ACK is generated if the ACKEn bit is set to 1 in advance.

Remark n = 0, 1

16.5.5 Stop Condition

When the SCLAn pin is at high level, changing the SDAAn pin from low level to high level generates a stop condition. A stop condition is a signal that the master device generates to the slave device when serial transfer has been completed. When the device is used as a slave, stop conditions can be detected.

Figure 16 - 19 Stop Condition



A stop condition is generated when bit 0 (SPTn) of IICA control register n0 (IICCTLn0) is set to 1. When the stop condition is detected, bit 0 (SPDn) of the IICA status register n (IICSn) is set to 1 and INTIICAn is generated when bit 4 (SPIEn) of the IICCTLn0 register is set to 1.

Remark n = 0, 1


16.5.6 Clock stretching

Clock stretching is used to notify the other party in communications that a device (master or slave) is preparing to transmit or receive data (i.e., the interface is in the clock stretch state).

Setting the SCLAn pin to the low level indicates the clock stretch state to the other party. When clock stretching is released for both the master and slave devices, the next data transfer can start.

Figure 16 - 20 Clock Stretching (1/2)


- (1) When clock stretching is set for the ninth and eighth clock cycles for the master and slave devices, respectively (master: transmission, slave: reception, and ACKEn = 1)



Remark n = 0, 1

Figure 16 - 20 Clock Stretching (2/2)

- (2) When clock stretching is set for the ninth clock cycle for both the master and slave devices
(master: transmission, slave: reception, and ACKEn = 1)



Remark ACKEn: Bit 2 of IICA control register n0 (IICCTLn0)
WRELn: Bit 5 of IICA control register n0 (IICCTLn0)

Clock stretching is automatically generated depending on the setting of bit 3 (WTIMn) of IICA control register n0 (IICCTLn0).

Normally, the receiving side releases the clock stretch state when bit 5 (WRELn) of the IICCTLn0 register is set to 1 or when FFH is written to the IICA shift register n (IICAn), and the transmitting side releases the clock stretch state when data is written to the IICAn register.

The master device can also release the clock stretch state via either of the following methods.

- By setting bit 1 (STTn) of the IICCTLn0 register to 1
- By setting bit 0 (SPTn) of the IICCTLn0 register to 1

Remark n = 0, 1

16.5.7 Release from clock stretching

The I²C interface usually releases the clock stretch state by the following processing.

- Writing data to the IICA shift register n (IICAn)
- Setting bit 5 (WRELn) of IICA control register n0 (IICCTLn0) (release from the clock stretch state)
- Setting bit 1 (STTn) of the IICCTLn0 register (generating start condition)^{Note}
- Setting bit 0 (SPTn) of the IICCTLn0 register (generating stop condition)^{Note}

Note Master only

Executing the above processing for release from clock stretching leads to IICA releasing the clock stretch state after which communications are resumed.

To release the clock stretch state and transmit data (including addresses), write the data to the IICAn register.

To receive data after release from the clock stretch state, or to complete data transmission, set bit 5 (WRELn) of the IICCTLn0 register to 1.

To generate a restart condition after release from the clock stretch state, set bit 1 (STTn) of the IICCTLn0 register to 1.

To generate a stop condition after release from the clock stretch state, set bit 0 (SPTn) of the IICCTLn0 register to 1.

Execute the processing for release only once for each period in the clock stretch state.

If, for example, data is written to the IICAn register after release from the clock stretch state by setting the WRELn bit to 1, an incorrect value may be output to SDAAn line because the timing for changing the SDAAn line conflicts with the timing for writing the IICAn register.

In addition to the above, communications are stopped if the IICEn bit is cleared to 0 when communications have been aborted, so that the clock stretch state can be released.

If the I²C bus has deadlocked due to noise, the device can exit from communications by setting bit 6 (LRELn) of the IICCTLn0 register to 1, so that the clock stretch state can be released.

Caution If the processing for release from clock stretching is executed when WUPn = 1, the clock stretch state will not be released.

Remark n = 0, 1

16.5.8 Timing of Generation of the Interrupt Request Signal (INTIICAn) and Control of Clock Stretching

The setting of bit 3 (WTIMn) of IICA control register n0 (IICCTLn0) determines the timing by which INTIICAn is generated and controls clock stretching, as shown in **Table 16 - 2**.

Table 16 - 2 INTIICAn Generation Timing and Control of Clock Stretching

WTIMn	During Slave Device Operation			During Master Device Operation		
	Address	Data Reception	Data Transmission	Address	Data Reception	Data Transmission
0	gNotes 1, 2	gNote 2	gNote 2	9	8	8
1	gNotes 1, 2	gNote 2	gNote 2	9	9	9

Note 1. The slave device's INTIICAn signal and clock stretching occur at the falling edge of the ninth clock cycle only when there is a match with the address set to the slave address register n (SVAn).

At this point, ACK is generated regardless of the value set to the IICCTLn0 register's bit 2 (ACKEn). For a slave device that has received an extension code, or has received an address while the all address match function is enabled, INTIICAn occurs at the falling edge of the eighth clock.

However, if the address does not match after restart, INTIICAn is generated at the falling edge of the ninth clock cycle, but clock stretching does not occur.

Note 2. If the received address does not match the contents of the slave address register n (SVAn), the all address match function is disabled, and extension code is not received, neither INTIICAn nor clock stretching occurs.

Remark The numbers in the table indicate the pulses of the serial clock signal. Interrupt requests and control of clock stretching are both synchronized with the falling edge of these clock pulses.

(1) During address transmission/reception

- Slave device operation: The timing of the interrupt and clock stretching depends on the conditions described in **Note 1** and **Note 2** above, regardless of the setting of the WTIMn bit.
- Master device operation: The interrupt and clock stretching occur at the falling edge of the ninth clock cycle, regardless of the setting of the WTIMn bit.

(2) During data reception

- Master/slave device operation: The timing of the interrupt and clock stretching depends on the setting of the WTIMn bit.

(3) During data transmission

- Master/slave device operation: The timing of the interrupt and clock stretching depends on the setting of the WTIMn bit.

Remark n = 0, 1

(4) Release from clock stretching

The four types of processing for release from clock stretching are as follows.

- Writing data to the IICA shift register n (IICAn)
- Setting bit 5 (WRELn) of IICA control register n0 (IICCTLn0) (release from the clock stretch state)
- Setting bit 1 (STTn) of the IICCTLn0 register (generating start condition)**Note**
- Setting bit 0 (SPTn) of the IICCTLn0 register (generating stop condition)**Note**

Note Master only

When 8th cycle clock stretching has been selected (WTIMn = 0), the presence/absence of ACK generation must be determined before release from the clock stretch state.

(5) Detection of stop condition

INTIICAn is generated when a stop condition is detected (only when SPIEn = 1).

16.5.9 Address Match Detection Method

In I²C bus mode, the master device can select a particular slave device by transmitting the corresponding slave address.

Address match can be detected automatically by hardware. An interrupt request signal (INTIICAn) occurs only when the address set to the slave address register n (SVAn) matches the slave address sent by the master device, when an address is received while the all address match function is enabled (IICCTLn1.SVADISn = 1), or when an extension code has been received.

16.5.10 Error Detection

In I²C bus mode, the status of the serial data bus (SDAAn) during data transmission is captured by the IICA shift register n (IICAn) of the transmitting device, so the IICA data prior to transmission can be compared with the transmitted IICA data to enable detection of transmission errors. A transmission error is judged as having occurred when the compared data values do not match.

Remark n = 0, 1

16.5.11 Extension Code

- (1) When the higher 4 bits of the receive address are either “0000” or “1111”, the extension code reception flag (EXCn) is set to 1 for extension code reception and an interrupt request signal (INTIICAn) is issued at the falling edge of the eighth clock.

When an address is received while the all address match function is enabled, it is also determined that an extension code has been received.

The local address stored in the slave address register n (SVAn) is not affected.

- (2) The settings below are specified if 11110xx0 is transferred from the master by using a 10-bit address transfer while the SVAn register is set to 11110xx0 or if an address is received while the all address match function is enabled. Note that INTIICAn occurs at the falling edge of the eighth clock.

- Higher four bits of data match or the all address match function is enabled: EXCn = 1
- Seven bits of data match or the all address match function is enabled: COIn = 1

Remark EXCn: Bit 5 of IICA status register n (IICSn)

COIn: Bit 4 of IICA status register n (IICSn)

- (3) Since the processing after the interrupt request occurs differs according to the data that follows the extension code, such processing is performed by software.

If the extension code is received or an address is received with the all address match function enabled during operation as a slave, then the slave device is participating in communication even if its address does not match.

For example, after the extension code is received, if you do not wish to operate the target device as a slave device, set bit 6 (LRELn) of IICA control register n0 (IICCTLn0) to 1 to set the standby mode for the next communication operation.

Table 16 - 3 Bit Definitions of Major Extension Codes

Slave Address	R/W Bit	Description
0 0 0 0 0 0 0	0	General call address
1 1 1 1 0 x x	0	10-bit slave address specification (during address authentication)
1 1 1 1 0 x x	1	10-bit slave address specification (after address match, when read command is issued)

Remark 1. See the I²C bus specifications issued by NXP Semiconductors for details of extension codes other than those described above.

Remark 2. n = 0, 1

16.5.12 Arbitration

When several master devices simultaneously generate a start condition (when the STTn bit is set to 1 before the STDn bit is set to 1), communication among the master devices is performed as the number of clocks are adjusted until the data differs. This kind of operation is called arbitration.


When one of the master devices loses in arbitration, an arbitration loss flag (ALDn) in the IICA status register n (IICSn) is set (1) via the timing by which the arbitration loss occurred, and the SCLAn and SDAAn lines are both set to high impedance, which releases the bus.

The arbitration loss is detected by checking ALDn = 1 by software at the timing of the next interrupt request (the eighth or ninth clock cycle, when a stop condition is detected, etc.).

For details of interrupt request timing, see **16.5.8 Timing of Generation of the Interrupt Request Signal (INTIICAn) and Control of Clock Stretching.**

Remark STDn: Bit 1 of IICA status register n (IICSn)
 STTn: Bit 1 of IICA control register n0 (IICCTLn0)

Figure 16 - 21 Arbitration Timing Example



Remark n = 0, 1

Table 16 - 4 Status During Arbitration and Interrupt Request Generation Timing

Status During Arbitration	Interrupt Request Generation Timing
During address transmission	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
Read/write data after address transmission	
During extension code transmission	
Read/write data after extension code transmission	
During data transmission	
During ACK transfer period after data transmission	
When restart condition is detected during data transfer	
When stop condition is detected during data transfer	When stop condition is generated (when SPIEn = 1) ^{Note 2}
When data is at low level while attempting to generate a restart condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When stop condition is detected while attempting to generate a restart condition	When stop condition is generated (when SPIEn = 1) ^{Note 2}
When data is at low level while attempting to generate a stop condition	At falling edge of eighth or ninth clock following byte transfer ^{Note 1}
When SCLAn is at low level while attempting to generate a restart condition	

Note 1. When the WTIMn bit (bit 3 of IICA control register n0 (IICCTLn0)) = 1, an interrupt request occurs at the falling edge of the ninth clock. When WTIMn = 0, the extension code's slave address is received, and an address is received while the all address match function is enabled, an interrupt request occurs at the falling edge of the eighth clock.

Note 2. When there is a chance that arbitration will occur, set SPIEn = 1 for master device operation.

Remark 1. SPIEn: Bit 4 of IICA control register n0 (IICCTLn0)

Remark 2. n = 0, 1

16.5.13 Wakeup Function


The I²C bus slave function is a function that generates an interrupt request signal (INTIICAn) when the local address is received, an address is received while the all address match function is enabled, or an extension code is received. This function makes processing more efficient by preventing unnecessary INTIICAn signal from occurring when addresses do not match while the all address match function is disabled.

When a start condition is detected, wakeup standby mode is set. Even a master that has generated a start condition enters the wakeup standby state while transmitting an address because the master may become a slave due to an arbitration loss.

To use the wakeup function in the STOP mode, set the WUPn bit to 1. Addresses can be received regardless of the operation clock. An interrupt request signal (INTIICAn) is also generated when the local address is received, an address is received while the all address match function is enabled, or an extension code is received. Operation returns to normal operation by using an instruction to clear (0) the WUPn bit after this interrupt has been generated.


Figure 16 - 22 shows the flow for setting WUPn = 1 and **Figure 16 - 23** shows the flow for setting WUPn = 0 upon an address match (or when the all address match function is enabled).

Figure 16 - 22 Flow When Setting WUPn = 1



Remark n = 0, 1

Figure 16 - 23 Flow When Setting WUPn = 0 upon Address Match (or When the All Address Match Function is Enabled) (Including Extension Code Reception)




Use the following flows to perform the processing to release the STOP mode other than by an interrupt request signal (INTIICAn) generated from serial interface IICA.

- When operating next IIC communication as master: Flow shown in **Figure 16 - 24**.
- When operating next IIC communication as slave:
 - When released by INTIICAn interrupt: Same as the flow in **Figure 16 - 23**.
 - When released by other than INTIICAn interrupt: Wait for INTIICAn interrupt with WUPn left set to 1.

Remark n = 0, 1

Figure 16 - 24 When Operating as Master Device after Releasing STOP Mode other than by INTIICAn



Remark n = 0, 1

16.5.14 Communication Reservation

- (1) When communication reservation function is enabled (bit 0 (IICRSVn) of IICA flag register n (IICFn) = 0)

To start master device communications when not currently using a bus, a communication reservation can be made to enable transmission of a start condition when the bus is released. There are two modes under which the bus is not used.

- When arbitration results in neither master nor slave operation
- While the all address match function is disabled, when an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LRELn) of IICA control register n0 (IICCTLn0) to 1 and exiting from communication)

If bit 1 (STTn) of the IICCTLn0 register is set to 1 while the bus is not used, a start condition is automatically generated and wait state is entered after the bus is released (after a stop condition is detected).

If an address is written to the IICA shift register n (IICAn) after bit 4 (SPIEn) of the IICCTLn0 register was set to 1, and it was detected by generation of an interrupt request signal (INTIICAn) that the bus was released (detection of the stop condition), then the device automatically starts communication as the master. Data written to the IICAn register before the stop condition is detected is invalid.

When the STTn bit has been set to 1, the operation mode (as start condition or as communication reservation) is determined according to the bus status.

- If the bus has been released a start condition is generated
- If the bus has not been released (standby mode) communication reservation

Check whether the communication reservation operates or not by using the MSTSn bit (bit 7 of the IICA status register n (IICSn)) after the STTn bit is set to 1 and the wait time elapses.

Use software to secure the wait time calculated by the following expression.

Wait time from setting STTn = 1 to checking the MSTSn flag:


$$(IICWLn \text{ setting value} + IICWHn \text{ setting value} + 4) / f_{MCK} + t_F \times 2$$

- Remark 1.**
- | | |
|---------|--|
| IICWLn: | IICA low-level width setting register n |
| IICWHn: | IICA high-level width setting register n |
| tF: | SDAAn and SCLAn signal falling times |
| fMCK: | IICA operation clock frequency |

- Remark 2.** n = 0, 1

Figure 16 - 25 shows the communication reservation timing.

Figure 16 - 25 Communication Reservation Timing



Remark IICAn: IICA shift register n

STTn: Bit 1 of IICA control register n0 (IICCTLn0)

STDn: Bit 1 of IICA status register n (IICSn)

SPDn: Bit 0 of IICA status register n (IICSn)

Communication reservations are accepted via the timing shown in **Figure 16 - 26**. After bit 1 (STDn) of the IICA status register n (IICSn) is set to 1, a communication reservation can be made by setting bit 1 (STTn) of IICA control register n0 (IICCTLn0) to 1 before a stop condition is detected.

Figure 16 - 26 Timing for Accepting Communication Reservations





Figure 16 - 27 shows the communication reservation protocol.

Remark n = 0, 1

Figure 16 - 27 Communication Reservation Protocol



Note 1. The wait time is calculated as follows.

$$(\text{IICWLn setting value} + \text{IICWHn setting value} + 4) / \text{fMCK} + \text{tF} \times 2$$

Note 2. The communication reservation operation executes a write to the IICA shift register n (IICAn) when a stop condition interrupt request occurs.

Remark 1. STTn: Bit 1 of IICA control register n0 (IICCTLn0)

MSTS n: Bit 7 of IICA status register n (IICS n)

IICAn: IICA shift register n

IICWLn: IICA low-level width setting register n

IICWHn: IICA high-level width setting register n

tF: SDAAn and SCLAn signal falling times

fMCK: IICA operation clock frequency

Remark 2. n = 0, 1

- (2) When communication reservation function is disabled (bit 0 (IICRSVn) of IICA flag register n (IICFn) = 1)
When bit 1 (STTn) of IICA control register n0 (IICCTLn0) is set to 1 when the bus is not used in a communication during bus communication, this request is rejected and a start condition is not generated. The following two statuses are included in the status where bus is not used.

- When arbitration results in neither master nor slave operation
- While the all address match function is disabled, when an extension code is received and slave operation is disabled (ACK is not returned and the bus was released by setting bit 6 (LRELn) of the IICCTLn0 register to 1 and exiting from communication)

To confirm whether the start condition was generated or request was rejected, check STCFn (bit 7 of the IICFn register). It takes up to 5 cycles of fMCK until the STCFn bit is set to 1 after setting STTn = 1. Therefore, secure the time by software.

Remark n = 0, 1

16.5.15 Cautions

(1) When STCENn = 0

Immediately after I²C operation is enabled (IICEn = 1), the bus communication status (IICBSYn = 1) is recognized regardless of the actual bus status. When changing from a mode in which no stop condition has been detected to a master device communication mode, first generate a stop condition to release the bus, then perform master device communication.

When using multiple masters, it is not possible to perform master device communication when the bus has not been released (when a stop condition has not been detected).

Use the following sequence for generating a stop condition.

- <1> Set IICA control register n1 (IICCTLn1).
- <2> Set bit 7 (IICEn) of IICA control register n0 (IICCTLn0) to 1.
- <3> Set bit 0 (SPTn) of the IICCTLn0 register to 1.

(2) When STCENn = 1

Immediately after I²C operation is enabled (IICEn = 1), the bus released status (IICBSYn = 0) is recognized regardless of the actual bus status. To generate the first start condition (STTn = 1), it is necessary to confirm that the bus has been released, so as to not disturb other communications.

(3) If other I²C communications are already in progress

If I²C operation is enabled and the device participates in communication already in progress when the SDAAn pin is low and the SCLAn pin is high, the IICA recognizes that the SDAAn pin has gone low (detects a start condition). If the value on the bus at this time can be recognized as an extension code or the all address match function is enabled, ACK is returned, but this interferes with other I²C communications. To avoid this, start the IICA in the following sequence.

- <1> Clear bit 4 (SPIEn) of the IICCTLn0 register to 0 to disable generation of an interrupt request signal (INTIICAn) when the stop condition is detected.
- <2> Set bit 7 (IICEn) of the IICCTLn0 register to 1 to enable the operation of the IICA.
- <3> Wait for detection of the start condition.
- <4> Set bit 6 (LRELn) of the IICCTLn0 register to 1 before ACK is returned (4 to 72 cycles of f_{MCK} after setting the IICEn bit to 1), to forcibly disable detection.

(4) Setting the STTn and SPTn bits (bits 1 and 0 of the IICCTLn0 register) again after they are set and before they are cleared to 0 is prohibited.

(5) When transmission is reserved, set the SPIEn bit (bit 4 of the IICCTLn0 register) to 1 so that an interrupt request is generated when the stop condition is detected. Transfer is started when communication data is written to the IICA shift register n (IICAn) after the interrupt request is generated. Unless the interrupt is generated when the stop condition is detected, the device stops in the wait state because the interrupt request is not generated when communication is started. However, it is not necessary to set the SPIEn bit to 1 when the MSTSn bit (bit 7 of the IICA status register n (IICSn)) is detected by software.

Remark n = 0, 1

16.5.16 Communication Operations

The following shows three operation procedures with the flowchart.

(1) Master operation in single-master system

The flowchart when using the RL78/G23 as the master in a single master system is shown below.

This flowchart is broadly divided into the initial settings and communication processing. Execute the initial settings at startup. If communication with the slave is required, prepare the communication and then execute communication processing.

(2) Master operation in multi-master system

In the I²C bus multimaster system, whether the bus is released or used cannot be judged by the I²C bus specifications when a device takes part in a communication. Here, when data and clock are at a high level for a certain period (1 frame), the RL78/G23 takes part in a communication with bus released state.

This flowchart is broadly divided into the initial settings, communication waiting, and communication processing. The processing when the RL78/G23 loses in arbitration and is specified as the slave is omitted here, and only the processing as the master is shown. Execute the initial settings at startup to take part in a communication. Then, wait for the communication request as the master or wait for the specification as the slave. The actual communication is performed in the communication processing, and it supports the transmission/reception with the slave and the arbitration with other masters.

(3) Slave operation

An example of when the RL78/G23 is used as the I²C bus slave is shown below.


When used as the slave, operation is started by an interrupt. Execute the initial settings at startup, then wait for the INTIICAn interrupt occurrence (communication waiting). When an INTIICAn interrupt occurs, the communication status is judged and its result is passed as a flag over to the main processing.

By checking the flags, necessary communication processing is performed.

Remark n = 0, 1


(1) Master operation in single-master system

Figure 16 - 28 Master Operation in Single-Master System



(2) Master operation in multi-master system


Figure 16 - 29 Master Operation in Multi-Master System (1/3)



Note Confirm that the bus is released (CLDn bit = 1, DADn bit = 1) for a specific period (for example, for a period of one frame). If the SDAAn pin is constantly at low level, decide whether to release the I²C bus (SCLAn and SDAAn pins = high level) in conformance with the specifications of the product that is communicating.


Remark n = 0, 1

Figure 16 - 29 Master Operation in Multi-Master System (2/3)



Note The wait time is calculated as follows.

$$(IICWL_n \text{ setting value} + IICWH_n \text{ setting value} + 4)/f_{MCK} + t_F \times 2$$



Remark 1. IICWL_n: IICA low-level width setting register n


IICWH_n: IICA high-level width setting register n

t_F: SDA_An and SCL_An signal falling times

f_{MCK}: IICA operation clock frequency

Remark 2. n = 0, 1

Figure 16 - 29 Master Operation in Multi-Master System (3/3)



Remark 1. Conform to the specifications of the product that is communicating, with respect to the transmission and reception formats.

Remark 2. To use the device as a master in a multi-master system, read the MSTSn bit each time interrupt INTIICAn has occurred to check the arbitration result.

Remark 3. To use the device as a slave in a multi-master system, check the status by using the IICA status register n (IICSn) and IICA flag register n (IICFn) each time interrupt INTIICAn has occurred, and determine the processing to be performed next.


Remark 4. n = 0, 1

(3) Slave operation

The processing procedure of the slave operation is as follows.

Basically, the slave operation is event-driven. Therefore, processing by the INTIICAn interrupt (processing that must substantially change the operation status such as detection of a stop condition during communication) is necessary.

In the following explanation, it is assumed that the all address match function is disabled and the extension code is not supported for data communication. It is also assumed that the INTIICAn interrupt servicing only performs status transition processing, and that actual data communication is performed by the main processing.



Therefore, data communication processing is performed by preparing the following three flags and passing them to the main processing instead of INTIICAn.

<1> Communication mode flag

This flag indicates the following two communication statuses.

- Clear mode: Status in which data communication is not performed
- Communication mode: Status in which data communication is performed (from valid address detection to stop condition detection, no detection of ACK from master, address mismatch)

<2> Ready flag

This flag indicates that data communication is enabled. Its function is the same as the INTIICAn interrupt for ordinary data communication. This flag is set by interrupt servicing and cleared by the main processing. Clear this flag by interrupt servicing when communication is started. However, the ready flag is not set by interrupt servicing when the first data is transmitted. Therefore, the first data is transmitted without the flag being cleared (an address match is interpreted as a request for the next data).

<3> Communication direction flag


This flag indicates the direction of communication. Its value is the same as the TRCn bit.

Remark n = 0, 1

Start serial interface IICA and wait until communication is enabled. When communication is enabled, execute communication by using the communication mode flag and ready flag (processing of the stop condition and start condition is performed by an interrupt. Here, check the status by using the flags).

For reception, the necessary amount of data is received. When communication is completed, ACK is not returned as the next data. After that, the master generates a stop condition or restart condition. Exit from the communication status occurs in this way.

Figure 16 - 30 Slave Operation Flowchart (1)




Remark 2. $n = 0, 1$

An example of the processing procedure of the slave with the INTIICAn interrupt is explained below (processing is performed assuming that the all address match function is disabled and no extension code is used). The INTIICAn interrupt checks the status, and the following operations are performed.

- <1> Communication is stopped if the stop condition is issued.
- <2> If the start condition is issued, the address is checked and communication is completed if the address does not match.
If the address matches, the communication mode is set, wait is canceled, and processing returns from the interrupt (the ready flag is cleared).
- <3> For data transmit/receive, only the ready flag is set. Processing returns from the interrupt with the I²C bus remaining in the wait state.

Remark <1> to <3> above correspond to <1> to <3> in **Figure 16 - 31 Slave Operation Flowchart (2)**.

Figure 16 - 31 Slave Operation Flowchart (2)



Remark n = 0, 1


16.5.17 Timing of I²C Interrupt Request Signal (INTIICAn) Occurrence

The timing of transmitting or receiving data and generation of interrupt request signal INTIICAn, and the value of the IICA status register n (IICSn) when the INTIICAn signal is generated are shown below.

Remark 1. ST: Start condition
AD6 to AD0: Address
 $\overline{R/W}$: Transfer direction specification
ACK: Acknowledge
D7 to D0: Data
SP: Stop condition

Remark 2. n = 0, 1

- (1) Master device operation
 (a) Start ~ Address ~ Data ~ Data ~ Stop (transmission/reception)
 (i) When WTIMn = 0



- ▲1: IICSn = 1000×110B
 ▲2: IICSn = 1000×000B
 ▲3: IICSn = 1000×000B (Sets the WTIMn bit to 1)^{Note}
 ▲4: IICSn = 1000××00B (Sets the SPTn bit to 1)
 Δ5: IICSn = 00000001B


Note To generate a stop condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.

Remark ▲: Always generated

Δ: Generated only when SPIEn = 1

×: Don't care

- (ii) When WTIMn = 1



- ▲1: IICSn = 1000×110B
 ▲2: IICSn = 1000×100B
 ▲3: IICSn = 1000××00B (Sets the SPTn bit to 1)
 Δ4: IICSn = 00000001B

Remark ▲: Always generated


Δ: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop (restart)

(i) When WTIMn = 0



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B (Sets the WTIMn bit to 1)**Note 1**

▲3: IICSn = 1000××00B (Clears the WTIMn bit to 0**Note 2**, sets the STTn bit to 1)

▲4: IICSn = 1000×110B

▲5: IICSn = 1000×000B (Sets the WTIMn bit to 1)**Note 3**

▲6: IICSn = 1000××00B (Sets the SPTn bit to 1)

△7: IICSn = 00000001B

Note 1. To generate a start condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.

Note 2. Clear the WTIMn bit to 0 to restore the original setting.


Note 3. To generate a stop condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1000×110B

▲2: IICSn = 1000××00B (Sets the STTn bit to 1)

▲3: IICSn = 1000×110B

▲4: IICSn = 1000××00B (Sets the SPTn bit to 1)

△5: IICSn = 00000001B

Remark ▲: Always generated


△: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1

(c) Start ~ Code ~ Data ~ Data ~ Stop (extension code transmission)

(i) When WTIMn = 0



▲1: IICSn = 1010×110B

▲2: IICSn = 1010×000B

▲3: IICSn = 1010×000B (Sets the WTIMn bit to 1)^{Note}

▲4: IICSn = 1010××00B (Sets the SPTn bit to 1)

△5: IICSn = 00000001B


Note To generate a stop condition, set the WTIMn bit to 1 and change the timing for generating the INTIICAn interrupt request signal.

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1



▲1: IICSn = 1010×110B

▲2: IICSn = 1010×100B

▲3: IICSn = 1010××00B (Sets the SPTn bit to 1)

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1

- (2) Slave device operation (slave address data reception)
 (a) Start ~ Address ~ Data ~ Data ~ Stop
 (i) When WTIMn = 0

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			▲1		▲2		▲3	△4

▲1: IICSn = 0001×110B

▲2: IICSn = 0001×000B

▲3: IICSn = 0001×000B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

- (ii) When WTIMn = 1

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			▲1		▲2		▲3	△4

▲1: IICSn = 0001×110B

▲2: IICSn = 0001×100B

▲3: IICSn = 0001××00B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1

(b) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, matches with SVAn, the all address match function is disabled)

ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	SP
			▲1		▲2				▲3		▲4	△5

▲1: IICSn = 0001×110B

▲2: IICSn = 0001×000B

▲3: IICSn = 0001×110B

▲4: IICSn = 0001×000B

△5: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1 (after restart, matches with SVAn, the all address match function is disabled)

ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	SP
			▲1		▲2				▲3		▲4	△5

▲1: IICSn = 0001×110B

▲2: IICSn = 0001××00B

▲3: IICSn = 0001×110B

▲4: IICSn = 0001××00B

△5: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1

(c) Start ~ Address ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIMn = 0

(after restart, does not match address (= extension code, the all address match function is disabled))

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP
			▲1		▲2				▲3		▲4	△5

▲1: IICSn = 0001×110B

▲2: IICSn = 0001×000B

▲3: IICSn = 0010×010B

▲4: IICSn = 0010×000B

△5: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1

(after restart, does not match address (= extension code, the all address match function is disabled))

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP
			▲1		▲2				▲3	▲4		▲5 △6

▲1: IICSn = 0001×110B

▲2: IICSn = 0001××00B

▲3: IICSn = 0010×010B

▲4: IICSn = 0010×110B

▲5: IICSn = 0010××00B

△6: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1

(d) Start ~ Address ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0

(after restart, does not match address (= not extension code, the all address match function is disabled))

ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	SP
			▲1		▲2				▲3			△4

▲1: IICSn = 0001×110B

▲2: IICSn = 0001×000B

▲3: IICSn = 00000×10B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1

(after restart, does not match address (= not extension code, the all address match function is disabled))

ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	SP
			▲1		▲2				▲3			△4

▲1: IICSn = 0001×110B

▲2: IICSn = 0001××00B

▲3: IICSn = 00000×10B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care


Remark n = 0, 1

- (3) Slave device operation (when receiving extension code and the all address match function is disabled)

The device is always participating in communication when it receives an extension code.

- (a) Start ~ Code ~ Data ~ Data ~ Stop

- (i) When WTIMn = 0



▲1: IICSn = 0010×010B

▲2: IICSn = 0010×000B

▲3: IICSn = 0010×000B


△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

- (ii) When WTIMn = 1



▲1: IICSn = 0010×010B

▲2: IICSn = 0010×110B

▲3: IICSn = 0010×100B

▲4: IICSn = 0010××00B

△5: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1

(b) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, matches with SVAn, the all address match function is disabled)

ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	SP
			▲1		▲2				▲3		▲4	△5

▲1: IICSn = 0010×010B

▲2: IICSn = 0010×000B

▲3: IICSn = 0001×110B

▲4: IICSn = 0001×000B

△5: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1 (after restart, matches with SVAn, the all address match function is disabled)

ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	SP
			▲1	▲2		▲3			▲4		▲5	△6

▲1: IICSn = 0010×010B

▲2: IICSn = 0010×110B

▲3: IICSn = 0010××00B

▲4: IICSn = 0001×110B

▲5: IICSn = 0001××00B

△6: IICSn = 00000001B

Remark ▲: Always generated


△: Generated only when SPIEn = 1

×: Don't care


Remark n = 0, 1

(c) Start ~ Code ~ Data ~ Start ~ Code ~ Data ~ Stop

(i) When WTIMn = 0 (after restart, extension code reception, the all address match function is disabled)



(ii) When WTIMn = 1 (after restart, extension code reception, the all address match function is disabled)



Remark n = 0, 1

(d) Start ~ Code ~ Data ~ Start ~ Address ~ Data ~ Stop

(i) When WTIMn = 0

(after restart, does not match address (= not extension code, the all address match function is disabled))

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP
			▲1		▲2				▲3			△4

▲1: IICSn = 0010×010B

▲2: IICSn = 0010×000B

▲3: IICSn = 00000×10B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

(ii) When WTIMn = 1

(after restart, does not match address (= not extension code, the all address match function is disabled))

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP
			▲1	▲2		▲3			▲4			△5

▲1: IICSn = 0010×010B

▲2: IICSn = 0010×110B

▲3: IICSn = 0010××00B

▲4: IICSn = 00000×10B

△5: IICSn = 00000001B


Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1


- (4) Operation without communication
 (a) Start ~ Code ~ Data ~ Data ~ Stop



△1: IICSn = 00000001B

Remark △: Generated only when SPIEn = 1

- (5) Arbitration loss operation (operation as slave after arbitration loss)
 When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request signal INTIICAn has occurred to check the arbitration result.
- (a) When arbitration loss occurs during transmission of slave address data
 (i) When WTIMn = 0



▲1: IICSn = 0101×110B

▲2: IICSn = 0001×000B

▲3: IICSn = 0001×000B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1

(ii) When WTIMn = 1

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			▲1		▲2		▲3	△4

▲1: IICSn = 0101×110B

▲2: IICSn = 0001×100B

▲3: IICSn = 0001××00B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

(b) When arbitration loss occurs during transmission of extension code (the all address match function is disabled)

(i) When WTIMn = 0

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			▲1		▲2		▲3	△4

▲1: IICSn = 0110×010B

▲2: IICSn = 0010×000B

▲3: IICSn = 0010×000B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

Remark n = 0, 1

(ii) When WTIMn = 1

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			▲1 ▲2		▲3		▲4	△5

▲1: IICSn = 0110×010B

▲2: IICSn = 0010×110B

▲3: IICSn = 0010×100B

▲4: IICSn = 0010××00B

△5: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

(6) Operation when arbitration loss occurs (no communication after arbitration loss)

When the device is used as a master in a multi-master system, read the MSTSn bit each time interrupt request signal INTIICAn has occurred to check the arbitration result.

(a) When arbitration loss occurs during transmission of slave address data (when WTIMn = 1)

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			▲1					△2

▲1: IICSn = 01000110B


△2: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1


Remark n = 0, 1

- (b) When arbitration loss occurs during transmission of extension code (the all address match function is disabled)



- (c) When arbitration loss occurs during transmission of data

- (i) When WTIMn = 0



Remark n = 0, 1

(ii) When WTIMn = 1

ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	D7 to D0	ACK	SP
			▲1		▲2			△3

▲1: IICSn = 10001110B

▲2: IICSn = 01000100B

△3: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

(d) When loss occurs due to restart condition during data transfer

(i) Not extension code (Example: unmatched with SVAn, the all address match function is disabled)

ST	AD6 to AD0	R/W	ACK	D7 to Dm	ST	AD6 to AD0	R/W	ACK	D7 to D0	ACK	SP
			▲1					▲2			△3

▲1: IICSn = 1000×110B

▲2: IICSn = 01000110B

△3: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

m = 6 to 0

Remark n = 0, 1

(ii) Extension code (the all address match function is disabled)

ST	AD6 to AD 0	R/W	ACK	D7 to Dm	ST	AD6 to AD 0	R/W	ACK	D7 to D 0	ACK	SP
▲1				▲2				△3			

▲1: IICSn = 1000×110B

▲2: IICSn = 01100010B

Sets LRELn = 1 by software

△3: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

m = 6 to 0

(e) When loss occurs due to stop condition during data transfer

ST	AD6 to AD 0	R/W	ACK	D7 to Dm	SP
▲1				△2	

▲1: IICSn = 10000110B

△2: IICSn = 01000001B

Remark ▲: Always generated

△: Generated only when SPIEn = 1

×: Don't care

m = 6 to 0

Remark n = 0, 1

- (f) When arbitration loss occurs due to low-level data when attempting to generate a restart condition
 (i) When $WTIMn = 0$



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B (Sets the $WTIMn$ bit to 1)

▲3: IICSn = 1000×100B (Clears the $WTIMn$ bit to 0)

▲4: IICSn = 01000000B


△5: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when $SPIEn = 1$

×: Don't care

- (ii) When $WTIMn = 1$



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×100B (Sets the $STTn$ bit to 1)

▲3: IICSn = 01000100B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when $SPIEn = 1$

×: Don't care

Remark n = 0, 1

- (g) When arbitration loss occurs due to a stop condition when attempting to generate a restart condition
 (i) When $WTIMn = 0$




- ▲1: IICSn = 1000×110B
 ▲2: IICSn = 1000×000B (Sets the $WTIMn$ bit to 1)
 ▲3: IICSn = 1000××00B (Sets the $STTn$ bit to 1)
 Δ4: IICSn = 01000001B

Remark ▲: Always generated

Δ: Generated only when $SPIEn = 1$

×: Don't care

- (ii) When $WTIMn = 1$



- ▲1: IICSn = 1000×110B
 ▲2: IICSn = 1000××00B (Sets the $STTn$ bit to 1)
 Δ3: IICSn = 01000001B

Remark ▲: Always generated

Δ: Generated only when $SPIEn = 1$

×: Don't care

Remark n = 0, 1

- (h) When arbitration loss occurs due to low-level data when attempting to generate a stop condition
 (i) When $WTIMn = 0$



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×000B (Sets the $WTIMn$ bit to 1)

▲3: IICSn = 1000×100B (Clears the $WTIMn$ bit to 0)

▲4: IICSn = 01000100B


△5: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when $SPIEn = 1$

×: Don't care

- (ii) When $WTIMn = 1$



▲1: IICSn = 1000×110B

▲2: IICSn = 1000×100B (Sets the $SPTn$ bit to 1)

▲3: IICSn = 01000100B

△4: IICSn = 00000001B

Remark ▲: Always generated

△: Generated only when $SPIEn = 1$

×: Don't care

Remark n = 0, 1

16.6 Timing Charts

When using the I²C bus mode, the master device outputs an address via the serial bus to select one of several slave devices as its communication partner.

After outputting the slave address, the master device transmits the TRCn bit (bit 3 of the IICA status register n (IICSn)), which specifies the data transfer direction, and then starts serial communication with the slave device.

Figure 16 - 32 and **Figure 16 - 33** show timing charts of the data communication.

The IICA shift register n (IICAn)'s shift operation is synchronized with the falling edge of the serial clock (SCLAn). The transmit data is transferred to the SO latch and is output (MSB first) via the SDAAn pin.


Data input via the SDAAn pin is captured into IICAn at the rising edge of SCLAn.

In the timing charts described in this section, it is assumed that the all address match function is disabled.

Remark n = 0, 1

Figure 16 - 32 Example of Master to Slave Communications (9th Cycle Clock Stretching Is Selected for Both the Master and Slave) (1/4)

(1) Start condition to address to data



The meanings of <1> to <6> in **(1) Start condition to address to data** in **Figure 16 - 32** are explained below.

<1> The start condition trigger is set by the master device (STTn = 1) and a start condition (i.e. SCLAn = 1 and SDAAn changes from 1 to 0) is generated once the bus data line goes low (SDAAn).

When the start condition is subsequently detected, the master device enters the master device communication status (MSTSn = 1). The master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.

<2> The master device writes the address + W (transmission) to the IICA shift register n (IICAn) and transmits the slave address.

<3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.

<4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device with the address matching the transmitted slave address sets the clock stretch state (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.

<5> The master device writes the data to transmit to the IICAn register and releases the clock stretch state set by the master device.

<6> If the slave device releases the clock stretch state (WRELn = 1), the master device starts transferring data to the slave device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set the clock stretch state. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark 1. <1> to <15> in **Figure 16 - 32** represent the entire procedure for communicating data using the I²C bus.

Figure 16 - 32 (1) Start condition to address to data shows the processing from <1> to <6>,


Figure 16 - 32 (2) Address to data to data shows the processing from <3> to <10>, and

Figure 16 - 32 (3) Data to data to stop condition shows the processing from <7> to <15>.

Remark 2. n = 0, 1

Figure 16 - 32 Example of Master to Slave Communications (9th Cycle Clock Stretching Is Selected for Both the Master and Slave) (2/4)

(2) Address to data to data



Note 1. For release from the clock stretch state during transmission by a master device, write data to the IICAn register instead of setting the WRELn bit.

Note 2. For release from the clock stretch state during reception by a slave device, write FFH to IICAn or set the WRELn bit.

Remark n = 0, 1

The meanings of <3> to <10> in **(2) Address to data to data** in **Figure 16 - 32** are explained below.

- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device with the address matching the transmitted slave address sets the clock stretch state (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The master device writes the data to transmit to the IICA shift register n (IICAn) and releases the clock stretch state set by the master device.
- <6> If the slave device releases the clock stretch state (WRELn = 1), the master device starts transferring data to the slave device.
- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set the clock stretch state (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <9> The master device writes the data to transmit to the IICAn register and releases the clock stretch state set by the master device.
- <10> The slave device reads the received data and releases the clock stretch state (WRELn = 1). The master device then starts transferring data to the slave device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set the clock stretch state. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark 1. <1> to <15> in **Figure 16 - 32** represent the entire procedure for communicating data using the I²C bus.

Figure 16 - 32 (1) Start condition to address to data shows the processing from <1> to <6>,


Figure 16 - 32 (2) Address to data to data shows the processing from <3> to <10>, and

Figure 16 - 32 (3) Data to data to stop condition shows the processing from <7> to <15>.

Remark 2. n = 0, 1

Figure 16 - 32 Example of Master to Slave Communications (9th Cycle Clock Stretching Is Selected for Both the Master and Slave) (3/4)

(3) Data to data to stop condition



Note 1. For release from the clock stretch state during transmission by a master device, write data to the IICAn register instead of setting the WRELn bit.

Note 2. Make sure that the time between the rise of the SCLAn pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.

Note 3. For release from the clock stretch state during reception by a slave device, write FFH to IICAn or set the WRELn bit.

Remark n = 0, 1

The meanings of <7> to <15> in **(3) Data to data to stop condition** in **Figure 16 - 32** are explained below.

- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set the clock stretch state (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <9> The master device writes the data to transmit to the IICA shift register n (IICAn) and releases the clock stretch state set by the master device.
- <10>The slave device reads the received data and releases the clock stretch state (WRELn = 1). The master device then starts transferring data to the slave device.
- <11>When data transfer is complete, the slave device (ACKEn =1) sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <12>The master device and slave device set the clock stretch state (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <13>The slave device reads the received data and releases the clock stretch state (WRELn = 1).
- <14>By the master device setting a stop condition trigger (SPTn = 1), the bus data line is cleared (SDAAn = 0) and the bus clock line is set (SCLAn = 1). After the stop condition setup time has elapsed, by setting the bus data line (SDAAn = 1), the stop condition is then generated (i.e. SCLAn =1 and SDAAn changes from 0 to 1).
- <15>When a stop condition is generated, the slave device detects the stop condition and issues an interrupt (INTIICAn: stop condition).

Remark 1. <1> to <15> in **Figure 16 - 32** represent the entire procedure for communicating data using the I²C bus.

Figure 16 - 32 (1) Start condition to address to data shows the processing from <1> to <6>,


Figure 16 - 32 (2) Address to data to data shows the processing from <3> to <10>, and

Figure 16 - 32 (3) Data to data to stop condition shows the processing from <7> to <15>.

Remark 2. n = 0, 1

Figure 16 - 32 Example of Master to Slave Communications (9th Cycle Clock Stretching Is Selected for Both the Master and Slave) (4/4)

(4) Data to restart condition to address



Note 1. Make sure that the time between the rise of the SCLAn pin signal and the generation of the start condition after a restart condition has been issued is at least 4.7 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.

Note 2. For release from the clock stretch state during reception by a slave device, write FFH to IICAn or set the WRELn bit.

Remark $n = 0, 1$


The following describes the operations in **Figure 16 - 32 (4) Data to restart condition to address**. After the operations in steps <7> and <8>, the operations in steps <i> to <iii> are performed. These steps return the processing to step <3>, the data transmission step.

- <7> After data transfer is completed, because of ACKEn = 1, the slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <8> The master device and slave device set the clock stretch state (SCLAn = 0) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
 - <i> The slave device reads the received data and releases the clock stretch state (WRELn = 1).
 - <ii> The start condition trigger is set again by the master device (STTn = 1) and a start condition (i.e. SCLAn = 1 and SDAAn changes from 1 to 0) is generated once the bus clock line goes high (SCLAn = 1) and the bus data line goes low (SDAAn = 0) after the restart condition setup time has elapsed. When the start condition is subsequently detected, the master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
 - <iii> The master device writing the address + R/W (transmission) to the IICA shift register (IICAn) enables the slave address to be transmitted.

Remark n = 0, 1

Figure 16 - 33 Example of Slave to Master Communications (8th Cycle Clock Stretching Is Selected for the Master and 9th Cycle Clock Stretching Is Selected for the Slave) (1/3)

(1) Start condition to address to data



Note 1. For release from the clock stretch state during reception by a master device, write FFH to IICAn or set the WRELn bit.

Note 2. Make sure that the time between the fall of the SDAAn pin signal and the fall of the SCLAn pin signal is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.

Note 3. For release from the clock stretch state during transmission by a slave device, write data to the IICAn register instead of setting the WRELn bit.

Remark n = 0, 1

The meanings of <1> to <7> in **(1) Start condition to address to data** in **Figure 16 - 33** are explained below.

- <1> The start condition trigger is set by the master device (STTn = 1) and a start condition (i.e. SCLAn = 1 and SDAAn changes from 1 to 0) is generated once the bus data line goes low (SDAAn). When the start condition is subsequently detected, the master device enters the master device communication status (MSTS_n = 1). The master device is ready to communicate once the bus clock line goes low (SCLAn = 0) after the hold time has elapsed.
- <2> The master device writes the address + R (reception) to the IICA shift register n (IICAn) and transmits the slave address.
- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device with the address matching the transmitted slave address sets the clock stretch state (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The timing at which the master device sets the clock stretch state changes to the 8th clock (WTIMn = 0).
- <6> The slave device writes the data to transmit to the IICAn register and releases the clock stretch state set by the slave device.
- <7> The master device releases the clock stretch state (WRELn = 1) and starts transferring data from the slave device to the master device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set the clock stretch state. The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark 1. <1> to <19> in **Figure 16 - 33** represent the entire procedure for communicating data using the I²C bus.

Figure 16 - 33 (1) Start condition to address to data shows the processing from <1> to <7>,


Figure 16 - 33 (2) Address to data to data shows the processing from <3> to <12>, and

Figure 16 - 33 (3) Data to data to stop condition shows the processing from <8> to <19>.

Remark 2. n = 0, 1

Figure 16 - 33 Example of Slave to Master Communications (8th Cycle Clock Stretching Is Selected for the Master and 9th Cycle Clock Stretching Is Selected for the Slave) (2/3)

(2) Address to data to data



Note 1. For release from the clock stretch state during reception by a master device, write FFH to IICAn or set the WREL_n bit.

Note 2. For release from the clock stretch state during transmission by a slave device, write data to the IICAn register instead of setting the WREL_n bit.

Remark n = 0, 1

The meanings of <3> to <12> in **(2) Address to data to data** in **Figure 16 - 33** are explained below.

- <3> In the slave device if the address received matches the address (SVAn value) of a slave device^{Note}, that slave device sends an ACK by hardware to the master device. The ACK is detected by the master device (ACKDn = 1) at the rising edge of the 9th clock.
- <4> The master device issues an interrupt (INTIICAn: end of address transmission) at the falling edge of the 9th clock. The slave device with the address matching the transmitted slave address sets the clock stretch state (SCLAn = 0) and issues an interrupt (INTIICAn: address match)^{Note}.
- <5> The master device changes the timing of clock stretching to the 8th clock (WTIMn = 0).
- <6> The slave device writes the data to transmit to the IICA shift register n (IICAn) and releases the clock stretch state set by the slave device.
- <7> The master device releases the clock stretch state (WRELn = 1) and starts transferring data from the slave device to the master device.
- <8> The master device sets the clock stretch state (SCLAn = 0) at the falling edge of the 8th clock, and issues an interrupt (INTIICAn: end of transfer). Because of ACKEn = 1 in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the clock stretch state (WRELn = 1).
- <10>The ACK is detected by the slave device (ACKDn = 1) at the rising edge of the 9th clock.
- <11>The slave device sets the clock stretch state (SCLAn = 0) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICAn: end of transfer).
- <12>By the slave device writing the data to transmit to the IICAn register, the clock stretch state set by the slave device is released. The slave device then starts transferring data to the master device.

Note If the transmitted address does not match the address of the slave device, the slave device does not return an ACK to the master device (NACK: SDAAn = 1). The slave device also does not issue the INTIICAn interrupt (address match) and does not set the clock stretch state.
The master device, however, issues the INTIICAn interrupt (end of address transmission) regardless of whether it receives an ACK or NACK.

Remark 1. <1> to <19> in **Figure 16 - 33** represent the entire procedure for communicating data using the I²C bus.

Figure 16 - 33 (1) Start condition to address to data shows the processing from <1> to <7>.


Figure 16 - 33 (2) Address to data to data shows the processing from <3> to <12>, and

Figure 16 - 33 (3) Data to data to stop condition shows the processing from <8> to <19>.

Remark 2. n = 0, 1

Figure 16 - 33 Example of Slave to Master Communications (8th Cycle Clock Stretching Is Changed to 9th Cycle Clock Stretching for the Master and 9th Cycle Clock Stretching Is Selected for the Slave) (3/3)

(3) Data to data to stop condition



- Note 1.** For release from the clock stretch state, write FFH to IICAn or set the WRELn bit.
- Note 2.** Make sure that the time between the rise of the SCLAn pin signal and the generation of the stop condition after a stop condition has been issued is at least 4.0 μ s when specifying standard mode and at least 0.6 μ s when specifying fast mode.
- Note 3.** For release from the clock stretch state during transmission by a slave device, write data to the IICAn register instead of setting the WRELn bit.
- Note 4.** If the clock stretch state during transmission by a slave device is released by setting the WRELn bit, the TRCn bit will be cleared.

Remark n = 0, 1

The meanings of <8> to <19> in **(3) Data to data to stop condition** in **Figure 16 - 33** are explained below.

- <8> The master device sets the clock stretch state ($SCLAn = 0$) at the falling edge of the 8th clock, and issues an interrupt (INTIICAn: end of transfer). Because of $ACKEn = 0$ in the master device, the master device then sends an ACK by hardware to the slave device.
- <9> The master device reads the received data and releases the clock stretch state ($WRELn = 1$).
- <10> The ACK is detected by the slave device ($ACKDn = 1$) at the rising edge of the 9th clock.
- <11> The slave device sets the clock stretch state ($SCLAn = 0$) at the falling edge of the 9th clock, and the slave device issue an interrupt (INTIICAn: end of transfer).
- <12> By the slave device writing the data to transmit to the IICA register, the clock stretch state set by the slave device is released. The slave device then starts transferring data to the master device.
- <13> The master device issues an interrupt (INTIICAn: end of transfer) at the falling edge of the 8th clock, and sets the clock stretch state ($SCLAn = 0$). Because ACK control ($ACKEn = 1$) is performed, the bus data line is at the low level ($SDAAn = 0$) at this stage.
- <14> The master device sets NACK as the response ($ACKEn = 0$) and changes the timing at which it sets the clock stretch state to the 9th clock ($WTIMn = 1$).
- <15> If the master device releases the clock stretch state ($WRELn = 1$), the slave device detects the NACK ($ACK = 0$) at the rising edge of the 9th clock.
- <16> The master device and slave device set the clock stretch state ($SCLAn = 0$) at the falling edge of the 9th clock, and both the master device and slave device issue an interrupt (INTIICAn: end of transfer).
- <17> When the master device issues a stop condition ($SPTn = 1$), the bus data line is cleared ($SDAAn = 0$) and the master device releases the clock stretch state. The master device then waits until the bus clock line is set ($SCLAn = 1$).
- <18> The slave device acknowledges the NACK, halts transmission, and releases the clock stretch state ($WRELn = 1$) to end communication. Once the slave device releases the clock stretch state, the bus clock line is set ($SCLAn = 1$).
- <19> Once the master device recognizes that the bus clock line is set ($SCLAn = 1$) and after the stop condition setup time has elapsed, the master device sets the bus data line ($SDAAn = 1$) and issues a stop condition (i.e. $SCLAn = 1$ and $SDAAn$ changes from 0 to 1). The slave device detects the generated stop condition and slave device issue an interrupt (INTIICAn: stop condition).

Remark 1. <1> to <19> in **Figure 16 - 33** represent the entire procedure for communicating data using the I²C bus.

Figure 16 - 33 (1) Start condition to address to data shows the processing from <1> to <7>.

Figure 16 - 33 (2) Address to data to data shows the processing from <3> to <12>, and

Figure 16 - 33 (3) Data to data to stop condition shows the processing from <8> to <19>.

Remark 2. $n = 0, 1$

CHAPTER 17 SERIAL INTERFACE UARTA (UARTA)

The number of channels of the serial interface UARTA depends on the product.

	30- and 32-pin products	36- and 40-pin products	44-, 48-, 52-, 64-, 80-, 100-, and 128-pin
Number of channels	—	1	2

17.1 Overview

The serial interface (UARTAn, n = 0, 1) supports the following two modes.

(1) Operation stop mode

This mode is used when serial communication is not executed; power consumption can be reduced.

(2) UART mode

This is a UART mode that supports continuous transmission. The list below outlines the features:

UARTAn performs an asynchronous communication. It has the following functions.

- Maximum transfer rate: 153.6 kbps
- Transmission and reception using two pins
 - TxDAn: Transmit data output pin
 - RxDAn: Receive data input pin
- Character length of transfer data selectable from 5, 7, and 8 bits
- Baud rate arbitrarily settable with the dedicated internal 8-bit baud rate generator
- Transmission and reception independent of each other (full-duplex communication)
- MSB or LSB first transfer selectable
- Inversion control of communication logic level provided
- Transmit clock output is available (CLKAn)
- Operating clock independent of the CPU/peripheral hardware clock selectable

Remark n: Unit number (n = 0, 1)

Figure 17 - 1 shows a block diagram of UARTAn and Table 17 - 1 shows the pin configuration of UARTAn.

Figure 17 - 1 Block Diagram of UARTAn




Table 17 - 1 UARTAn Pin Configuration (n = 0, 1)

Name	I/O	Function
RxDA _n	Input	Serial data input signal
TxDA _n	Output	Serial data output signal
CLKA _n	Output	Serial clock output signal

Remark

- fMXP: High-speed peripheral clock frequency
- fHWP: High-speed on-chip oscillator peripheral clock frequency
- fMWP: Middle-speed on-chip oscillator peripheral clock frequency
- fSXP: Low-speed peripheral clock frequency
- fSEL: Selected clock to be divided for the UARTA
- fUTAn: UARTAn operation clock
- fLCL: Event input from the ELCL

17.2 Registers to Control the Serial Interface UARTA

The following registers are used to control the serial interface UARTA.

- Peripheral enable register 1 (PER1)
- Transmit buffer register (TXBAn) (n = 0, 1)
- Receive buffer register (RXBAn) (n = 0, 1)
- Operation mode setting register 0 (ASIMAn0) (n = 0, 1)
- Operation mode setting register 1 (ASIMAn1) (n = 0, 1)
- Baud rate generator control register (BRGCAn) (n = 0, 1)
- Status register (ASISAn) (n = 0, 1)
- Status clear trigger register (ASCTAn) (n = 0, 1)
- UARTA clock select register 0 (UTA0CK)
- UARTA clock select register 1 (UTA1CK)
- UART loopback select register (ULBS)

Remark UARTAn uses the following registers, in addition to those listed above.

- Port mode registers (PM0, PM3, PM4, PM7, PM8, and PM12) (See **CHAPTER 4 PORT FUNCTIONS**)
- Port registers (P0, P3, P4, P7, P8, and P12) (See **CHAPTER 4 PORT FUNCTIONS**)
- Pull-up resistor option register (PU0, PU3, PU4, PU7, PU8, and PU12) (See **CHAPTER 4 PORT FUNCTIONS**)
- Port input mode register (PIM0, PIM3, PIM4, PIM7, and PIM8) (See **CHAPTER 4 PORT FUNCTIONS**)
- Port output mode register (POM0, POM3, POM4, POM7, POM8, and POM12) (See **CHAPTER 4 PORT FUNCTIONS**)
- Port mode control T register (PMCT7) (See **CHAPTER 4 PORT FUNCTIONS**)
- Port mode control A register (PMCA12) (See **CHAPTER 4 PORT FUNCTIONS**)
- Port function output enable register (PFOE1) (See **CHAPTER 4 PORT FUNCTIONS**)

17.2.1 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

To use UARTA0 or UARTA1, be sure to set bit 2 (UTAEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the PER1 register is 00H following a reset.

Figure 17 - 2 Format of Peripheral Enable Register 1 (PER1)

Address: F00FAH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER1	DACEN	SMSSEN	CMPEN	TML32EN	DTCEN	UTAEN	REMCEN	CTSUN
UTAEN		Control of supply of an input clock to the serial interface UARTAn						
0		Stops supply of an input clock. • The SFRs used by the serial interface UARTAn cannot be written. • When an SFR used by the serial interface UARTAn is read, the value returned is 00H or 0000H.						
1		Enables supply of an input clock. • The SFRs used by the serial interface UARTAn can be read and written.						

Caution 1. Make sure that the setting of the UTAEN bit is 1 before using UARTAn. If UTAEN = 0, writing to the registers which control UARTAn is ignored.

Caution 2. For a precautionary note on the number of pins of RL78/G23 products, see CHAPTER 6 CLOCK GENERATOR.

17.2.2 Transmit buffer register (TXBAn) (n = 0, 1)

TXBAn is a buffer register for setting transmit data.

Transmission starts by writing data for transmission to the TXBAn register.

The TXBAn register can be set by an 8-bit memory manipulation instruction.

The value of this register is FFH following a reset.

Figure 17 - 3 Format of Transmit Buffer Register (TXBAn)

Address: F0300H (TXBA0), F0308H (TXBA1)

After reset: FFH

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
TXBAn								
Bits 7 to 0	Function							
—	When a character length of 8 bits is specified: - Data in bits 7 to 0 of TXBAn are transferred. When a character length of 7 bits is specified: - Data in bits 6 to 0 of TXBAn are transferred in either MSB- or LSB-first mode; bit 7 is invalid. When a character length of 5 bits is specified: - Data in bits 4 to 0 of TXBAn are transferred in either MSB- or LSB-first mode; bits 7 to 5 are invalid.							

Caution 1. When the TXBFAn bit of the ASISAn register is 1, do not write data for transmission to the TXBAn register.

Caution 2. After setting the TXEAn bit of the ASIMAn0 register to 1, wait for the period of at least one cycle of the UARTAn operation clock (fUTAn) before setting the first data for transmission in the TXBAn register. If data for transmission is set within one cycle of the UARTAn operation clock after the TXEAn bit is set to 1, the start of transmission is delayed by one cycle of the UARTAn operation clock.

Remark Data is transferred from the TXBAn register to this register, and is then transmitted as serial data through the TxDAn pin. In the first transmission, data is transferred from the TXBAn register to this register immediately after data is written to the TXBAn register. In continuous transmission, data is transferred after transmission of one frame and just before generation of the transmission completion interrupt. The transmit shift register cannot be manipulated directly by a program.

17.2.3 Receive buffer register (RXBAn) (n = 0, 1)

The RXBAn register stores the parallel data converted by the receive shift register. Every time one byte of data is received, the next receive data is transferred from the receive shift register^{Note} to this register.

The RXBAn register can be read by an 8-bit memory manipulation instruction.

The value of this register is FFH following a reset.

Figure 17 - 4 Format of Receive Buffer Register (RXBAn)

Address: F0301H (RXBA0), F0309H (RXBA1)

After reset: FFH

R/W: R

Symbol	7	6	5	4	3	2	1	0
RXBAn								
Bits 7 to 0	Function							
—	When a character length of 8 bits is specified: - Receive data is transferred to bits 7 to 0 of this register. When a character length of 7 bits is specified: - Receive data is transferred to bits 6 to 0 of this register in either MSB- or LSB-first mode; bit 7 is always 0. When a character length of 5 bits is specified: - Receive data is transferred to bits 4 to 0 of this register in either MSB- or LSB-first mode; bits 7 to 5 are always 0.							

Note The receive shift register converts the serial data that is input through the RxDAn pin to parallel data. The receive shift register cannot be manipulated directly by a program.

Caution If an overrun error (OVEAn) occurs, the data received at that time are not stored in the RXBAn register.

17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1)

The ASIMAn0 register is an 8-bit register that controls serial communication of the serial interface UARTAn.

The ASIMAn0 register can be set by 1-bit or 8-bit memory manipulation instructions.

The value of this register is 01H following a reset.

Figure 17 - 5 Format of Operation Mode Setting Register 0 (ASIMAn0)

Address: F0302H (ASIMA00), F030AH (ASIMA10)

After reset: 01H

R/W: R/W

Symbol	<7>	<6>	<5>	4	3	2	<1>	<0>
ASIMAn0	UARTAENn	TXEAn	RXEAn	0	0	0	ISSMAAn	ISRMAAn
UARTAENn								
Note 1								
UART operation enable								
0								
Disables the UART operation clock. Resets the internal circuits. Note 2								
1								
Enables the UART operation clock.								
TXEAn								
Transmission enable								
0								
Disables transmission. (Resets the transmission circuit.)								
1								
Enables transmission.								
RXEAn								
Reception enable								
0								
Disables reception. (Resets the reception circuit.)								
1								
Enables reception.								
ISSMAAn								
Transmit interrupt mode select								
0								
The INTUTn interrupt is generated on completion of transmission.								
1								
The INTUTn interrupt is generated when the transmit buffer becomes empty. (for continuous transmission)								
ISRMAAn								
Receive interrupt mode select								
0								
The INTUREn interrupt is generated when a reception error occurs. (INTURn is not generated.)								
1								
The INTURn interrupt is generated when a reception error occurs. (INTUREn is not generated.)								

Note 1. When UARTAENn = 0, the level being output from the TxDAn pin and the level being input from the RxDAAn pin are determined according to the setting of the ALVn bit as described below.

- When ALVn = 0, output from the TxDAn pin is high.
- When ALVn = 1, output from the TxDAn pin is low.

Note 2. The ASISAn and RXBAn registers are reset by clearing the UARTAENn bit to 0.

Caution 1. Be sure to clear bits 4, 3, and 2 to 0.

Caution 2. To start transmission, set the UARTAENn bit to 1 and then set the TXEAn bit to 1.

To stop transmission, clear the TXEAn bit to 0 and then clear the UARTAENn bit to 0.

Caution 3. To start reception, set the UARTAENn bit to 1 and then set the RXEAn bit to 1.

To stop reception, clear the RXEAn bit to 0 and then clear the UARTAENn bit to 0.

Caution 4. Follow the procedure below when setting the UARTAENn bit to 1 and then setting the RXEAn bit to 1.

- When ALVn = 0, the setting must be made while the level being input to the RxDAn pin is high.

Otherwise, reception will start at that point and a framing error may occur.

- When ALVn = 1, the setting must be made while the level being input to the RxDAn pin is low.

Otherwise, reception will start at that point and a framing error may occur.

Caution 5. The TXEAn and RXEAn bits are synchronized with the UARTAn operation clock (fUTAn). To enable transmission or reception again, set the TXEAn or RXEAn bit to 1 at least two cycles of the UARTAn operation clock after clearing the TXEAn or RXEAn bit to 0. If the bit is set to 1 within two cycles of the UARTAn operation clock after the clearing, the transmission or reception circuit may not be able to be initialized.

Caution 6. After setting TXEAn bit to 1, wait for at least one cycle of the UARTAn operation clock (fUTAn) before setting the transmit data in the TXBAn register.

Caution 7. Clear the RXEAn bit to 0 before modifying the ISRMAN bit.

17.2.5 Operation mode setting register 1 (ASIMAn1) (n = 0, 1)

The ASIMAn1 register is an 8-bit register that controls serial communication of the serial interface UARTAn.

The ASIMAn1 register can be set by 1-bit or 8-bit memory manipulation instructions.

The ASIMAn1 register must be modified while TXEAn = 0 and RXEAn = 0.

The value of this register is 1AH following a reset.

Figure 17 - 6 Format of Operation Mode Setting Register 1 (ASIMAn1)

Address: F0303H (ASIMA01), F030BH (ASIMA11)

After reset: 1AH

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ASIMAn1	0	PSn1	PSn0	CLn1	CLn0	SLn	DIRn	ALVn

PSn1	PSn0	Transmission/reception parity bit setting 1, 0	
		Transmission	Reception
0	0	No parity bit is output.	Data is received without parity.
0	1	0 parity is output.	Data is received with 0 parity. Note
1	0	Odd parity is output.	Check is made for odd parity.
1	1	Even parity is output.	Check is made for even parity.

CLn1	CLn0	Transmission/reception character length setting 1, 0
0	0	Character length of data = 5 bits
0	1	Setting prohibited
1	0	Character length of data = 7 bits
1	1	Character length of data = 8 bits

SLn	Transmission stop bit length setting
0	Stop bit length = 1 bit
1	Stop bit length = 2 bits

DIRn	Transmission/reception order setting
0	MSB first
1	LSB first

ALVn	Transmission/reception level setting
0	Positive logic (wait state = high level, start bit = low level, stop bit = high level)
1	Negative logic (wait state = low level, start bit = high level, stop bit = low level)

Note When "Data is received with 0 parity" is set, parity check is not performed. Accordingly the PEAn bit of the ASISAn register is not set: no error interrupts are generated.

Caution 1. Clear both the TXEAn and RXEAn bits to 0 before modifying the ASIMAn1 register.

Caution 2. Reception is always handled as including a stop bit. The setting of the SLn bit does not affect reception.

17.2.6 Baud rate generator control register (BRGCAn) (n = 0, 1)

The BRGCAn register sets the frequency divisor for the 8-bit counter in the serial interface UARTAn.

The BRGCAn register can be set by an 8-bit memory manipulation instruction.

The value of this register is FFH following a reset.

Figure 17 - 7 Format of Baud Rate Generator Control Register (BRGCAn)

Address: F0304H (BRGCA0), F030CH (BRGCA1)

After reset: FFH

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
BRGCAn								
Bits 7 to 0	Function							
—	Controls the UART baud rate (serial transfer speed). For details on the settings, see Table 17 - 2 .							

Caution Modify the BRGCAn bits while the TXEAn and RXEAn bits are 0 (in the transmission/reception stopped state).

Table 17 - 2 BRGCAn Settings

Bit 7	Bit 6	Bit 5	Bit 4	Bit 3	Bit 2	Bit 1	Bit 0	k	Selection of 8-bit counter output clock
0	0	0	0	0	0	0	X	X	Setting prohibited
0	0	0	0	0	0	1	0	2	fUTAn/2
0	0	0	0	0	0	1	1	3	fUTAn/3
:	:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	0	0	252	fUTAn/252
1	1	1	1	1	1	0	1	253	fUTAn/253
1	1	1	1	1	1	1	0	254	fUTAn/254
1	1	1	1	1	1	1	1	255	fUTAn/255

Caution The baud rate is one half the frequency of the output clock signal from the 8-bit counter.

Remark 1. k: The value set with the BRGCAn register (k = 2, 3, 4, 5, 6, ..., 255)

Remark 2. X: Don't care.

For an example of the baud rate setting, see **17.3.4 (3) (c) Baud rate setting example**.

17.2.7 Status register (ASISAn) (n = 0, 1)

The ASISAn register indicates the error status and the transmission status on completion of reception by the serial interface UARTAn. It consists of three error flag bits (PEAn, FEAn, and OVEAn) and two transmission status flag bits (TXBFAn and TXSFAn).

The ASISAn register is read-only and can be read by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset. The PEAn, FEAn, and OVEAn bits are initialized by clearing the UARTAENn or RXEAn bit to 0. These bits are also cleared by writing to the corresponding bit of the ASCTAn register.

The TXBFAn and TXSFAn bits are initialized by clearing the UARTAENn or TXEAn bit to 0.

Figure 17 - 8 Format of Status Register (ASISAn)

Address: F0305H (ASISA0), F030DH (ASISA1)

After reset: 00H

R/W: R

Symbol	7	6	5	4	3	2	1	0
ASISAn	0	0	TXBFAn	TXSFAn	0	PEAn	FEAn	OVEAn

TXBFAn	Transmit buffer data flag
—	[Setting condition] • Data is written to the TXBAn register. (Data exists in the TXBAn register.) [Clearing conditions] • The UARTAENn or TXEAn bit is cleared to 0. • Data is transferred to the transmit shift register.

TXSFAn	Transmit shift register data flag
—	[Setting condition] • Data is transferred from the TXBAn register. (Data is being transmitted.) [Clearing conditions] • The UARTAENn or TXEAn bit is cleared to 0. • Data is transferred from the transmit shift register and then no subsequent data is transferred from the TXBAn register.

PEAn	Parity error flag
—	[Setting condition] • The parity of the received data does not match the parity bit. [Clearing conditions] • The UARTAENn or RXEAn bit is cleared to 0. • 1 is written to the PECTAn bit.

FEAn	Framing error flag
—	[Setting condition] • A stop bit is not detected when receiving data. [Clearing conditions] • The UARTAENn or RXEAn bit is cleared to 0. • 1 is written to the FECTAn bit.

OVEAn	Overrun error flag
—	[Setting condition] • The next reception is completed before the receive data in the RXBAn register is read. [Clearing conditions] • The UARTEAn or RXEAn bit is cleared to 0. • 1 is written to the OVECTAn bit.

Caution 1. Be sure to clear bits 7, 6, and 3 to 0.

Caution 2. For continuous transmission, be sure to check that the TXBFAn flag is 0 after writing the first transmit data (the first byte) to the TXBAn register and then write the next transmit data (the second byte) to the TXBAn register. Otherwise, the transmit data become undefined.

However, the TXBFAn flag need not be checked when continuous transmission is performed by using the transmit buffer empty interrupt (ISSMA bit = 1).

Caution 3. When initializing the transmission unit (TXEAn = 0) after completion of continuous transmission, be sure to check that the TXSFAn flag is 0 after the transmission completion interrupt is generated, and then initialize the unit. Otherwise, the transmit data become undefined.

Caution 4. The operation of the PEAn bit depends on the setting of the PSn1 and PSn0 bits of the ASIMAn1 register.

Caution 5. For the receive data, only the first 1 bit of the stop bits is checked regardless of the stop bit length.

Caution 6. When an overrun error occurs, the next receive data is not written to the RXBAn register and discarded.

17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1)

The ASCTAn register sets the trigger to clear the error status on completion of reception of the serial interface UARTAn. It contains 3 bits of the error clear trigger flags (PECTAn, FECTAn, and OVECTAn).

The ASCTAn register can be written by an 8-bit or 1-bit memory manipulation instruction.

When the ASCTAn register is read, 00H is always read.

The value of this register is 00H following a reset. Writing 1 to the PECTAn, FECTAn, and OVECTAn bits clears the PEAn, FEAn, and OVEAn bits of the ASISAn register, respectively. When writing 0, the corresponding error flags are not cleared.

Figure 17 - 9 Format of Status Clear Trigger Register (ASCTAn)

Address: F0306H (ASCTA0), F030EH (ASCTA1)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	<2>	<1>	<0>
ASCTAn	0	0	0	0	0	PECTAn	FECTAn	OVECTAn

PECTAn	Parity error flag clear trigger							
Note								
0	Does not clear the PEAn flag. (The flag is retained.)							
1	Clears the PEAn flag.							

FECTAn	Framing error flag clear trigger							
Note								
0	Does not clear the FEAn flag. (The flag is retained.)							
1	Clears the FEAn flag.							

OVECTAn	Overrun error flag clear trigger							
Note								
0	Does not clear the OVEAn flag. (The flag is retained.)							
1	Clears the OVEAn flag.							

Note When reading the ASCTAn register, 0 is returned.

Caution After writing 1 to the trigger bit, the corresponding error flag is cleared on the next rising edge of the operating clock (fUTAn). Accordingly, if reading the ASISAn register immediately after writing 1 to the trigger bit, the corresponding error flag may not have been cleared yet.

17.2.9 UARTA clock select register 0 (UTA0CK)

The UTA0CK register selects the operating clock of the UARTAn. The UTASEL1 and UTASEL0 bits select the clock source, fSEL, for UARTAn from fMXP, fHP, and fIMP. The bits from UTA0CK3 to UTA0CK0 select the operating clock for UARTA0 from fSEL/1 to fSEL/64, fSXP, and ELCL.

Setting the UTA0OEN bit to 1 selects the UARTA0 clock output mode, and the operating clock for UARTA0 is output from the CLKA0 pin.

Figure 17 - 10 Format of UARTA0 Clock Select Register (UTA0CK)

Address: F0310H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
UTA0CK	UTA0OEN	0	UTASEL1	UTASEL0	UTA0CK3	UTA0CK2	UTA0CK1	UTA0CK0

UTA0OEN	UARTA0 clock output function enable	
0	Disables CLKA0 output.	
1	Enables CLKA0 output.	

UTASEL1	UTASEL0	fSEL clock select
0	0	Stop
0	1	fMXP
1	0	fHP
1	1	fIMP

UTA0CK3	UTA0CK2	UTA0CK1	UTA0CK0	UARTA0 operation clock select (fUTA0)
0	0	0	0	fSEL
0	0	0	1	fSEL/2
0	0	1	0	fSEL/4
0	0	1	1	fSEL/8
0	1	0	0	fSEL/16
0	1	0	1	fSEL/32
0	1	1	0	fSEL/64
1	0	0	0	fSXP
1	0	0	1	ELCL
Other than above				Setting prohibited

Caution This register should be read or written when the TXEAn and RXEAn bits are 0 (in the transmission/reception stopped state).

Remark

- fMXP: High-speed peripheral clock frequency
- fHP: High-speed on-chip oscillator peripheral clock frequency
- fIMP: Middle-speed on-chip oscillator peripheral clock frequency
- fSXP: Low-speed peripheral clock frequency
- fSEL: Selected clock to be divided for the UARTA
- ELCL: Event input from the ELCL

17.2.10 UARTA clock select register 1 (UTA1CK)

The UTA1CK register selects the operating clock of UARTA1. The bits from UTA1CK3 to UTA1CK0 select the operating clock for UARTA1 from fSEL/1 to fSEL/64, fSXP, and ELCL.

Setting the UTA1OEN bit to 1 selects the UARTA1 clock output mode, and the operating clock for UARTA1 is output from the CLKA1 pin.

Figure 17 - 11 Format of UARTA1 Clock Select Register (UTA1CK)

Address: F0311H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
UTA1CK	UTA1OEN	0	0	0	UTA1CK3	UTA1CK2	UTA1CK1	UTA1CK0

UTA0OEN	UARTA1 clock output function enable
0	Disables CLKA1 output.
1	Enables CLKA1 output.

UTA1CK3	UTA1CK2	UTA1CK1	UTA1CK0	UARTA1 operation clock select (fUTA1)
0	0	0	0	fSEL
0	0	0	1	fSEL/2
0	0	1	0	fSEL/4
0	0	1	1	fSEL/8
0	1	0	0	fSEL/16
0	1	0	1	fSEL/32
0	1	1	0	fSEL/64
1	0	0	0	fSXP
1	0	0	1	ELCL
Other than above				Setting prohibited

Caution This register should be read or written when the TXEAn and RXEAn bits are 0 (in the transmission/reception stopped state).

Remark fSXP: Low-speed peripheral clock frequency
fSEL: Selected clock to be divided for the UARTA
ELCL: Event input from the ELCL

17.2.11 UART loopback select register (ULBS)

The ULBS register is used to enable the UART loopback function. This register has a bit to control loopback for each UART. Setting a bit to 1 enables the loopback function for the given UART, with the output from the transmit shift register being looped back to the receive buffer register.

The ULBS register can be set by 1-bit or 8-bit memory manipulation instructions. The value of the ULBS register is 00H following a reset.

Figure 17 - 12 Format of the UART Loopback Select Register (ULBS)

Address: F0079H

After reset: 00H

R/W: R/W

Symbol	7	6	<5>	<4>	<3>	<2>	<1>	<0>
ULBS	0	0	ULBS5	ULBS4	ULBS3	ULBS2	ULBS1	ULBS0

ULBS5	Selection of the UART loopback function
0	The state of the RxDA1 pin of the serial interface UARTA1 is input to the receive shift register.
1	The output from the transmit shift register is looped back to the receive shift register.

ULBS4	Selection of the UART loopback function
0	The state of the RxDA0 pin of the serial interface UARTA0 is input to the receive shift register.
1	The output from the transmit shift register is looped back to the receive shift register.

Caution 1. Be sure to clear bits 7 and 6 to "0".

Caution 2. When using the loopback function in UARTA0, set the PFOE14 bit of the port function output enable register 1 (PFOE1) to 1.

Remark The RxDA0 pin can be used only in the products with 36 to 128 pins.
The RxDA1 pin can be used only in the products with 44 to 128 pins.

17.3 Operation

UARTAn operates in the following two modes.

- Operation stop mode
- UART mode

17.3.1 Operation Stop Mode

In the operation stop mode, serial communication is not performed, and thus the power consumption can be reduced. In addition, in this mode, the pins can be used as ordinary port pins. To set the operation stop mode, clear bits 7, 6, and 5 (UARTAENn, TXEAn, RXEAn) of the ASIMAn0 register to 0.

The bus clock is not stopped by the above setting. To completely stop operation, clear the UTAEN bit of the PER1 register to 0 after the above setting.

17.3.2 UART Mode


In this mode, one byte of data is transmitted and one byte is received following the start bit. That is, operation is full duplex.

A dedicated UART baud rate generator is incorporated, so that communication can be executed at a wide range of baud rates.

(1) Communication procedure

Figure 17 - 13 shows the flowchart of communication procedure.

Figure 17 - 13 Flowchart of Communication Procedure



Caution When using the receiving function, set the port mode registers to input mode.

When using the transmitting function, set the port mode registers to output mode, and set the port registers to 1.

Using a port pin with a multiplexed serial data output function (P83/TxDA0^{Note 3}) for serial data output requires setting the corresponding bit in the port mode register (PMxx) to 0 and the corresponding bit in the port register (Pxx) to 1. Using a port pin with a multiplexed serial clock output function (P85/CLKA0^{Note 3}) for serial clock output requires setting the corresponding bit in the port mode register (PMxx) to 0 and the corresponding bit in the port register (Pxx) to 1. When using the port pin in N-ch open drain output (VDD tolerance^{Note 1}/EVDD tolerance^{Note 2}) mode, set the corresponding bit in the port output mode register (POMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see **4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers**.

Example: When P83/TxDA0 is to be used for serial data output^{Note 3}

Set the PM83 bit of the port mode register 8 to 0.

Set the P83 bit of the port register 8 to 1.

Using a port pin with a multiplexed serial data or serial clock input function (e.g. P84/RxDA0^{Note 3}) for serial data or serial clock input requires setting the corresponding bit in the port mode register (PMxx) to 1. In this case, the corresponding bit in the port register (Pxx) can be set to 0 or 1.

When the TTL input buffer is selected, set the corresponding bit in the port input mode register (PIMxx) to 1. When connecting an external device operating on a different potential (1.8 V, 2.5 V or 3 V), see **4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers**.

Example: When P84/RxDA0 is to be used for serial data input^{Note 3}

Set the PM84 bit of the port mode register 8 to 1.

Set the P84 bit of the port register 8 to 0 or 1.

Note 1. For products with 30 to 52 pins

Note 2. For products with 64 to 128 pins


Note 3. For products with 100 to 128 pins

(2) Format and waveform example of transmit/receive data

The following describes the communication data format of UARTAn.

Figure 17 - 14 shows the data format.

Figure 17 - 14 Transmit/Receive Data Format




One data frame consists of the following bits.

- Start bit: 1 bit
- Character bits: 5, 7 or 8 bits
- Parity bit: Even parity, odd parity, 0 parity, or no parity
- Stop bit: 1 or 2 bits

The character bit length, the parity, the stop bit length, the transfer direction (LSB/MSB first), and the TxDAn pin output (direct/inverted) in one data frame are specified by the ASIMAn1 register.

Figure 17 - 15 shows the examples of transmit/receive data waveforms.

Figure 17 - 15 Example of Transmit/Receive Data Waveform



(3) Parity types and operation

The parity bit is used to detect a bit error in communication data. Usually, the same type of parity bit is used on both the transmitting and reception sides. With even/odd parity, a 1-bit (odd number) error can be detected. With zero/no parity, an error cannot be detected.

(a) Even parity

• In transmission

Data for transmission, including the parity bit, are controlled so that an even number of bits have the value "1". The value of the parity bit is set as follows.

If the data for transmission have an odd number of bits with the value "1": 1

If the data for transmission have an even number of bits with the value "1": 0

• In reception

In the data for reception, including the parity bit, the number of bits with the value "1" , is counted. If it is odd, a parity error occurs.

(b) Odd parity

• In transmission

Unlike even parity, data for transmission, including the parity bit, are controlled so that an odd number of bits have the value "1".

If the data for transmission have an odd number of bits with the value "1": 0

If the data for transmission have an even number of bits with the value "1": 1

• In reception

In the data for reception, including the parity bit, the number of bits with the value "1" , is counted. If it is even, a parity error occurs.

(c) 0 parity

The parity bit is cleared to 0 when data is transmitted, regardless of the transmit data.

The parity bit is not detected when the data is received. Therefore, a parity error does not occur regardless of whether the parity bit is "0" or "1".

(d) No parity

No parity bit is appended to the transmit data.

Reception is performed assuming that there is no parity bit. A parity error does not occur, because there is no parity bit.


(4) Normal transmission

Transmission is enabled by setting bit 7 (UARTAENn) of the operation mode setting register 0 (ASIMAn0) to 1 and then setting bit 6 (TXEAn) of ASIMAn0 to 1. Transmission can be started by writing the data for transmission to the transmission buffer register (TXBAn). The start bit, parity bit, and stop bit are automatically appended to the data. When transmission is started, the data in the TXBAn register are transferred to the transmit shift register. After that, the transmit data are sequentially output from the transmit shift register to the TxDAn pin in the specified transfer direction. When transmission is completed, the parity and stop bits which are set by the ASIMAn0 register are appended and a transmission completion interrupt request signal (INTUTn) is generated. Transmission is suspended until the next transmit data is written to the TXBAn register.

Figure 17 - 16 shows the timing of the transmission completion interrupt request signal (INTUTn). INTUTn is issued at the following timing.

- (a) When ISSMAn = 0 (INTUTn functions as a transmission completion interrupt.)
INTUTn is issued after the output of the last stop bit.
- (b) ISSMAn = 1 (INTUTn functions as a transfer buffer empty interrupt.)
INTUTn is issued when the start bit is output.

Figure 17 - 16 Interrupt Output Timing



(5) Continuous transmission

UARTAn has two separate registers for continuous transmission: the transmit buffer register (TXBAn) and the transmit shift register.

At the moment the transmit shift register starts a shift operation, the next transmit data can be written to the transmit buffer register (TXBAn). This operation enables continuous transmission, thereby improving communication rate.

Note that continuous transmission is not achieved when writing to the TXBAn register is not completed within the maximum number of clock cycles defined below from generation of the transmit buffer register (TXBAn) empty interrupt.

Maximum number of clock cycles = Data transfer length $\times 2k - (2k + 3)$

k: the value set with the BRGCAn bits (k = 2, 3, 4, 5, 6, ..., 255)

An example of calculating the maximum number of clock cycles is described below.

When the BRGCAn register = 02H (k = 2),

start bit = 1 bit, character length = 8 bits, parity used, and stop bit = 1 bit:

The maximum number of clock cycles = Transfer length $\times 2k - (2k + 3) = 11 \times 2 \times 2 - (2 \times 2 + 3) = 37$

(Writing must be completed within 37 clock cycles.)

Continuous transmission is achieved by the following two methods.

(a) Continuous transmission by polling

Continuous transmission is achieved by polling the transmit buffer data flag (bit 5: TXBFAn) and the transmit shift register data flag (bit 4: TXSFAn) of the status register (ASISAn).

When using this method, clear bit 1 (ISSMAAn) of the operation mode setting register 0 (ASIMAn0) to 0.

- At the start of and during continuous transmission

At the start of continuous transmission, write the first byte of data to the TXBAn register, check that the transmit buffer data flag (TXBFAn) is 0, and then write the second byte of data. In a similar way, check that the TXBFAn flag is 0 and then write the subsequent data to the TXBAn register.

TXBFAn	Determination flag indicating that writing to TXBAn is enabled or disabled at the start of continuous transmission
0	Writing is enabled.
1	Writing is disabled.

Caution To determine if continuous transmission is enabled or disabled, only check the TXBFAn flag. The TXSFAn flag must not be used for the determination in combination with this flag.

- Completion of continuous transmission

In continuous transmission, when data in the transmit shift register and the TXBAn register are transmitted after the required number of transmit data are written to the TXBAn register, the continuous transmission is completed. To confirm the completion, check the setting of the transmit shift register data flag (TXSFAn).

TXSFAn	Confirmation flag indicating whether transmission is in progress or not
0	Transmission is completed.
1	Transmission is in progress.


Caution 1. When initializing the transmission unit after completion of continuous transmission, check that the TXSFAn flag is 0 after the transmission completion interrupt is generated, and then initialize the unit.

Caution 2. During continuous transmission, after transmission of one data frame, the subsequent transmission may be completed before execution of the INTUTn interrupt processing.

This can be detected by incorporating the program that counts the number of transmit data and by referencing the TXSFAn flag.

Figure 17 - 17 shows a flow example of continuous transmission processing by polling.

Figure 17 - 17 Flow Example of Continuous Transmission Processing by Polling



(b) Continuous transfer by using an interrupt

Continuous transmission is achieved by using the interrupt (INTUTn).

An interrupt can be generated when data in the transmit buffer register (TXBAn) are transferred to the transmit shift register by setting bit 1 (ISSMA_n) to 1 in the operation mode setting register 0 (ASIMAn0).

With this setting, continuous transmission is enabled by writing data to the TXBAn register on occurrence of the INTUTn interrupt.

In addition, the transfer completion interrupt can be generated on completion of continuous transmission by clearing the ISSMA_n bit to 0 after writing the last transmit data to the TXBAn register.

Figure 17 - 18 shows a flow example of continuous transmission using interrupt.

Figure 17 - 18 Flow Example of Continuous Transmission Using Interrupt






Figure 17 - 19 and **Figure 17 - 20** show the timing charts when the continuous transmission is started and completed, respectively.

Figure 17 - 19 Timing Chart When Continuous Transmission Is Started



Caution When the ASISAn register is read, both the TXBFAn and TXSFAn bits are read as 1 within this period. Accordingly, use only the TXBFAn flag to determine if writing is enabled or disabled.

Figure 17 - 20 Timing Chart When Continuous Transmission Is Completed



(6) Normal reception

When setting bit 7 (UARTAENn) of the operation mode setting register 0 (ASIMAn0) to 1 and then setting bit 5 (RXEAn) of the ASIMAn0 register to 1, reception is enabled, and sampling of the input to the RxDAn pin is performed.

When the ALVn bit is 0, the 8-bit counter of the baud rate generator starts counting on detection of the falling edge on the RxDAn pin. When the counter reaches the set value of the baud rate generator control register (BRGCAn), the input to the RxDAn pin is sampled again (at the point indicated with ▽ in **Figure 17 - 21**). If the RxDAn pin is low, it is regarded as a start bit.

When the ALVn bit is 1, the 8-bit counter of the baud rate generator starts counting on detection of the rising edge on the RxDAn pin. When the counter reaches the set value of the baud rate generator control register (BRGCAn), the input to the RxDAn pin is sampled again (at the point indicated with ▽ in **Figure 17 - 21**). If the RxDAn pin is high, it is regarded as a start bit.

Figure 17 - 21 shows the timing chart of receive operation.

On detection of a start bit, receive operation is started: serial data is sequentially stored in the receive shift register at a specified baud rate. On reception of a stop bit, the reception completion interrupt (INTURn) is generated, and at the same time, the data in the receive shift register is written to the receive buffer register (RXBAn).

Note that when an overrun error (OVEAn) occurs, the data received on occurrence of the error is not written to the RXBAn register.


When a parity error (PEAn) or a framing error (FEAn) occurs during reception, reception continues until a stop bit is received. After completion of the reception, the reception error interrupt (INTURn/INTUREn) set in the ISRMAAn bit is generated.

When a reception error occurs, read the status register (ASISAn) and then read the receive buffer register (RXBAn) to clear the error flag.

If the receive buffer register (RXBAn) is not read, an overrun error will occur when the next data is received: the reception error state will continue.

Reception is always handled as including a stop bit. Accordingly, the second stop bit is ignored.

Figure 17 - 21 Timing of UART Receive Operation



Remark 1. rxd_in: The internal signal generated by latching RxDAn with a noise filter

(rxd_in is delayed relative to RxDAn by maximum of 3 cycles of the UART operation clock.)

Remark 2. The INTUR output timing in the figure is just an example.

The timing relative to RxDAn varies according to the setting of the BRGCAn register.

(7) Reception error

Three types of errors may occur during reception; parity error, framing error, and overrun error.

When these errors occur, the corresponding error flag in the status register (ASISAn) is set, and the reception error interrupt (INTURn or INTUREn) is generated.

The type of the reception error can be identified by the reception error interrupt processing routine, which reads and checks the contents of the status register (ASISAn).

The contents of the ASISAn register is cleared to 0 by setting the corresponding bit of the status clear trigger register (ASCTAn) to 1.

Table 17 - 3 shows the causes of the reception errors.


Table 17 - 3 Causes of Reception Errors

Error flag	Reception error	Cause
PEAn	Parity error	The parity specified for reception does not match the parity of receive data.
FEAn	Framing error	No stop bit is detected.
OVEAn	Overrun error	Before the receive data is read from the receive buffer, the next data reception is completed.

Setting bit 0 (ISRMA_n) of the operation mode setting register 0 (ASIMAn0) to 0 allows the reception error interrupt to be separated from the reception completion interrupt (INTUR_n) and allows it to be generated as the error interrupt (INTURE_n).

Figure 17 - 22 shows the interrupt output waveform which varies depending on the setting of the ISRMA_n bit.

Figure 17 - 22 Various Interrupt Output Waveforms Depending on ISRMA_n Setting




17.3.3 Receive Data Noise Filter

This filter samples the receive data (RxDAn), and determines the level when the same level is sampled twice.

The receive data is delayed by maximum of three cycles of the operating clock because of the circuit configuration.

Figure 17 - 23 shows the noise filter circuit.

Figure 17 - 23 Noise Filter



Caution 1. When ALVn = 0 (wait state = high level; start bit = low level), the initial value of the receive data (RxDAn) needs to be “high”.

Caution 2. When ALVn = 1 (wait state = low level; start bit = high level), the initial value of the receive data (RxDAn) needs to be “low”.

17.3.4 Baud Rate Generator

The baud rate generator consists of 8-bit programmable counters, and generates a serial clock for transmission/reception of UARTAn.

An 8-bit counter is provided each for transmission and reception.

(1) Configuration of baud rate generator

(a) UARTAn operation clock

When bit 7 (UARTAENn) = 1 in the operation mode setting register 0 (ASIMAn0), the UARTAn operation clock (f_{UTAn}) is supplied to each module. When UARTAENn = 0, the UARTAn operation clock is fixed to low level.

(b) Transmission counter

This counter is cleared to 0 and stops when bit 7 (UARTAENn) = 0 or bit 6 (TXEAn) = 0 in the operation mode setting register 0 (ASIMAn0). It starts counting when UARTAENn = 1 and TXEAn = 1.

The counter is cleared to 0 when the first transmit data is written to the transmit buffer register (TXBAn).

When continuous transmission is performed, the counter is cleared to 0 again when transmission of one frame of data has been completed. If there is no data to be transmitted next, the counter is not cleared to 0 and continues counting until the UARTAENn or TXEAn bit is cleared to 0. When UARTAENn = 0 or TXEAn = 0 in the ASIMAn0 register, the counter stops at 00H.


(c) Reception counter

This counter is cleared to 0 and stops when bit 7 (UARTAENn) = 0 or bit 5 (RXEAn) = 0 in the operation mode setting register 0 (ASIMAn0). It starts counting when the start bit is detected.

The counter stops operation after one frame has been received, until the next start bit is detected. When UARTAENn = 0 or RXEAn = 0 in the ASIMAn0 register, the counter stops at 00H.

Figure 17 - 24 shows the configuration of the baud rate generator.

Figure 17 - 24 Configuration of Baud Rate Generator



(2) Generation of serial clock

A serial clock to be generated can be specified by using the baud rate generator control register (BRGCAn).

The baud rate generator divides the frequency of the input clock signal to the 8-bit counter (f_{UTAn}) by the divisor set by the BRGCAn register. The result of this division is further divided by 2 to produce the serial clock.

(3) Baud rate calculation

(a) Baud rate calculation expression

The baud rate can be calculated by the following expression.

$$\text{Baud rate} = f_{UTAn} \div (2 \times k) \text{ [bps]}$$

f_{UTAn} : Frequency of operating clock

k: Value set by bits 7 to 0 of the BRGCAn register ($k = 2, 3, 4, \dots, 255$)

(b) Baud rate error

The baud rate error can be calculated by the following expression.

$$\text{Error} = \left[\frac{\text{Actual baud rate (baud rate with error)}}{\text{Desired baud rate (correct baud rate)}} - 1 \right] \times 100 \text{ [\%]}$$

Caution 1. Keep the baud rate error during transmission to within the permissible error range on the reception side.

Caution 2. Make sure that the baud rate error during reception satisfies the permissible baud rate error range during reception. Permissible baud rate error during reception is described in 17.3.4 (2) (d) Permissible baud rate range during reception.

(c) Baud rate setting example

Table 17 - 4 Set Data of Baud Rate Generator (1/4)

Desired baud rate	In operation with f _{HFP} = 32 MHz (UTASEL1 and UTASEL0 = 10B)													
	No division (UTAnCK3 to UTAnCK0 = 0000B)		×1/2 (UTAnCK3 to UTAnCK0 = 0001B)		×1/4 (UTAnCK3 to UTAnCK0 = 0010B)		×1/8 (UTAnCK3 to UTAnCK0 = 0011B)		×1/16 (UTAnCK3 to UTAnCK0 = 0100B)		×1/32 (UTAnCK3 to UTAnCK0 = 0101B)		×1/64 (UTAnCK3 to UTAnCK0 = 0110B)	
	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate
200 bps	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled		Disabled	
300 bps	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled		Disabled	
600 bps	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled		Disabled	
1200 bps	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled		208	0.16%
2400 bps	Disabled		Disabled		Disabled		Disabled		Disabled		208	0.16%	104	0.16%
4800 bps	Disabled		Disabled		Disabled		Disabled		208	0.16%	104	0.16%	52	0.16%
9600 bps	Disabled		Disabled		Disabled		208	0.16%	104	0.16%	52	0.16%	26	0.16%
19200 bps	Disabled		Disabled		208	0.16%	104	0.16%	52	0.16%	26	0.16%	13	0.16%
38400 bps	Disabled		208	0.16%	104	0.16%	52	0.16%	26	0.16%	13	0.16%	Disabled	
76800 bps	208	0.16%	104	0.16%	52	0.16%	26	0.16%	13	0.16%	Disabled		Disabled	
115200 bps	139	-0.08%	69	0.64%	35	-0.79%	17	2.12%	Disabled		Disabled		Disabled	
153600 bps	104	0.16%	52	0.16%	26	0.16%	13	0.16%	Disabled		Disabled		Disabled	

Remark k: Value set by bits 7 to 0 of the baud rate generator control register (BRGCAn)
(k = 2, 3, 4, ..., 255)
n: Unit number (n = 0, 1)

Table 17 - 5 Set Data of Baud Rate Generator (2/4)

Desired baud rate	In operation with fimp = 4 MHz (UTASEL1 and UTASEL0 = 11B)													
	No division (UTAnCK3 to UTAnCK0 = 0000B)		×1/2 (UTAnCK3 to UTAnCK0 = 0001B)		×1/4 (UTAnCK3 to UTAnCK0 = 0010B)		×1/8 (UTAnCK3 to UTAnCK0 = 0011B)		×1/16 (UTAnCK3 to UTAnCK0 = 0100B)		×1/32 (UTAnCK3 to UTAnCK0 = 0101B)		×1/64 (UTAnCK3 to UTAnCK0 = 0110B)	
	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate
200 bps	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled		156	0.16%
300 bps	Disabled		Disabled		Disabled		Disabled		Disabled		208	0.16%	104	0.16%
600 bps	Disabled		Disabled		Disabled		Disabled		208	0.16%	104	0.16%	52	0.16%
1200 bps	Disabled		Disabled		Disabled		208	0.16%	104	0.16%	52	0.16%	26	0.16%
2400 bps	Disabled		Disabled		208	0.16%	104	0.16%	52	0.16%	26	0.16%	13	0.16%
4800 bps	Disabled		208	0.16%	104	0.16%	52	0.16%	26	0.16%	13	0.16%	Disabled	
9600 bps	208	0.16%	104	0.16%	52	0.16%	26	0.16%	13	0.16%	Disabled		Disabled	
19200 bps	104	0.16%	52	0.16%	26	0.16%	13	0.16%	Disabled		Disabled		Disabled	
38400 bps	52	0.16%	26	0.16%	13	0.16%	Disabled		Disabled		Disabled		Disabled	
76800 bps	26	0.16%	13	0.16%	Disabled		Disabled		Disabled		Disabled		Disabled	
115200 bps	17	2.12%	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled	
153600 bps	13	0.16%	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled	

Remark k: Value set by bits 7 to 0 of the baud rate generator control register (BRGCAn)
(k = 2, 3, 4, ..., 255)
n: Unit number (n = 0, 1)

Table 17 - 6 Set Data of Baud Rate Generator (3/4)

Desired baud rate	In operation with f _{MXP} = 20 MHz (UTASEL1 and UTASEL0 = 01B)													
	No division (UTAnCK3 to UTAnCK0 = 0000B)		×1/2 (UTAnCK3 to UTAnCK0 = 0001B)		×1/4 (UTAnCK3 to UTAnCK0 = 0010B)		×1/8 (UTAnCK3 to UTAnCK0 = 0011B)		×1/16 (UTAnCK3 to UTAnCK0 = 0100B)		×1/32 (UTAnCK3 to UTAnCK0 = 0101B)		×1/64 (UTAnCK3 to UTAnCK0 = 0110B)	
	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate	k	Error from the desired baud rate
200 bps	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled		Disabled	
300 bps	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled		Disabled	
600 bps	Disabled		Disabled		Disabled		Disabled		Disabled		Disabled		255	2.12%
1200 bps	Disabled		Disabled		Disabled		Disabled		Disabled		255	2.12%	130	0.16%
2400 bps	Disabled		Disabled		Disabled		Disabled		255	2.12%	130	0.16%	65	0.16%
4800 bps	Disabled		Disabled		Disabled		255	2.12%	130	0.16%	65	0.16%	33	-1.36%
9600 bps	Disabled		Disabled		255	2.12%	130	0.16%	65	0.16%	33	-1.36%	16	1.73%
19200 bps	Disabled		255	2.12%	130	0.16%	65	0.16%	33	-1.36%	16	1.73%	8	1.73%
38400 bps	255	2.12%	130	0.16%	65	0.16%	33	-1.36%	16	1.73%	8	1.73%	4	1.73%
76800 bps	130	0.16%	65	0.16%	33	-1.36%	16	1.73%	8	1.73%	4	1.73%	Disabled	
115200 bps	87	-0.22%	43	0.94%	22	-1.36%	11	-1.36%	Disabled		Disabled		Disabled	
153600 bps	65	0.16%	33	-1.36%	16	1.73%	8	1.73%	4	1.73%	Disabled		Disabled	

Remark k: Value set by bits 7 to 0 of the baud rate generator control register (BRGCAn)

(k = 2, 3, 4, ..., 255)

n: Unit number (n = 0, 1)

Table 17 - 7 Set Data of Baud Rate Generator (4/4)


Desired baud rate	In operation with $f_{SXP} = 32.768 \text{ kHz}$ (UTAnCK3 to UTAnCK0 = 1000B)		In operation with ELCL = 32 MHz (UTAnCK3 to UTAnCK0 = 1001B)	
	k	Error from the desired baud rate	k	Error from the desired baud rate
200 bps	82	-0.10%	Disabled	
300 bps	55	-0.70%	Disabled	
600 bps	27	-1.14%	Disabled	
1200 bps	14	-2.48%	Disabled	
2400 bps	7	-2.48%	Disabled	
4800 bps	Disabled		Disabled	
9600 bps	Disabled		Disabled	
19200 bps	Disabled		Disabled	
38400 bps	Disabled		Disabled	
76800 bps	Disabled		208	0.16%
115200 bps	Disabled		139	-0.08%
153600 bps	Disabled		104	0.16%

Remark k: Value set by bits 7 to 0 of the baud rate generator control register (BRGCAn)
(k = 2, 3, 4, ..., 255)
n: Unit number (n = 0, 1)

- (d) Permissible baud rate range during reception

Figure 17 - 25 shows the permissible error from the baud rate on the transmitting side during reception.

Figure 17 - 25 Permissible Baud Rate Range during Reception



Caution Be sure to make settings so that the baud rate error during reception is within the permissible error range. Use the calculation expression below to check if the error is within the permissible range.

After the start bit is detected, the latch timing of receive data is determined by the counter specified with the baud rate generator control register (BRGCAn). If the whole frame including the stop bit has been received before this latching, reception can proceed correctly.

Assuming that 11 bits of data are received, the theoretical values can be calculated as follows.

- The relation between 1-bit data length and baud rate

$$FL = (\text{Brate}) - 1$$

Brate: Baud rate of UART

k: Set value of BRGCAn

FL: 1-bit data length

Margin of latch timing: 1 clock

- Minimum permissible data frame length (FLmin)

$$FL_{\min} = 11 \times FL - \frac{k-1}{2k} \times FL = \frac{21k+1}{2k} FL$$

- Maximum permissible baud rate for reception on the transmitting side (BRmax)

$$BR_{\max} = (FL_{\min}/11)^{-1} = \frac{22k}{21k+1} \text{ Brate}$$

- Maximum permissible data frame length (FLmax)

$$FL_{\max} = \frac{21k+1}{20k} FL \times 11$$

- Minimum permissible baud rate for reception on the transmitting side (BRmin)

$$BR_{\min} = (FL_{\max}/11)^{-1} = \frac{20k}{21k-1} \text{ Brate}$$

Table 17 - 8 shows the permissible baud rate error between UART and the transmitting side can be calculated from the above minimum and maximum baud rate expressions.

Table 17 - 8 Maximum/Minimum Permissible Baud Rate Error

Division ratio (k)	Maximum permissible baud rate error	Minimum permissible baud rate error
2	+2.32%	-2.43%
4	+3.52%	-3.61%
8	+4.14%	-4.19%
20	+4.51%	-4.53%
50	+4.66%	-4.67%
100	+4.71%	-4.71%
255	+4.74%	-4.74%

Remark 1. The permissible error of reception depends on the number of bits in one frame, input clock frequency, and division ratio (k).
The higher the input clock frequency and the division ratio (k), the higher the permissible error.

Remark 2. k: Set value of BRGCAn

17.4 Points for Caution when the Serial Interface UARTA is to be Used

17.4.1 Port Setting for RxDAn Pin

When $ALV_n = 0$ (wait state = high level, start bit = low level), the initial value of receive data (RxDAn) must be high.

When $ALV_n = 1$ (wait state = low level, start bit = high level), the initial value of receive data (RxDAn) must be low.

Accordingly, port setting is required for the RxDAn pin before setting $UARTAEN_n = 1$.

17.4.2 Serial Interfaces

The serial data output (TxDA0) and serial clock output (CLKA0) of UARTA0 are selectable as inputs for the logic and event link controller (ELCL). If TxDA0 or CLKA0 is to be used as an input for the ELCL, you need to clear the corresponding bit in port function output enable register 1 (PFOE1) to 0 so that the signal is not output to the TxDA0 and CLKA0 pins. For details, see **4.3.15 Port function output enable registers (PFOEx)**.

17.4.3 Point for Caution when Selecting the UARTAn Operation Clock (f_{UTAn})

When the middle-speed on-chip oscillator peripheral clock (f_{IMP}) is selected for f_{UTAn} , communication may not be executed correctly due to the oscillation frequency accuracy of the middle-speed on-chip oscillator. Adjust the accuracy, therefore, by using the middle-speed on-chip oscillator trimming register (MIOTRM).

When the low-speed peripheral clock (f_{SXP}) is selected for f_{UTAn} and the low-speed on-chip oscillator peripheral clock (f_{IL}) is selected for f_{SXP} , communication may not be executed correctly due to the oscillation frequency accuracy of the low-speed on-chip oscillator. Adjust the accuracy, therefore, by using the low-speed on-chip oscillator trimming register (LIOTRM).

CHAPTER 18 REMOTE CONTROL SIGNAL RECEIVER (REMC)

The remote control signal receiver is provided in the 32 to 128-pin products.

18.1 Remote Control Signal Receiver

The remote control signal receiver can receive data by checking the width and period of an external pulse input signal.

Table 18 - 1 lists the specifications of the remote control signal receiver. **Figure 18 - 1** shows a block diagram of the remote control signal receiver.

Table 18 - 1 Specifications of Remote Control Signal Receiver

Item	Description
Number of provided units	1
External pulse input	RIN0
Operating clock	Low-speed peripheral clock (fsxp) Timer interrupt (INTTM06)
Detection patterns	Header pattern Data '0' pattern Data '1' pattern Special data pattern
Receive buffer	8 bytes (64 bits)
Compare bit count	1 to 16 bits
Interrupt request signal	INTREMC
Interrupt sources	Header pattern match ^{Note 1} Compare match ^{Note 1} Completion of data reception ^{Note 1} Special data pattern match ^{Note 1} Data '0' pattern or data '1' pattern match Receive buffer full Receive error
Selectable functions	Input signal inversion Digital filter (matching three or two times) ^{Note 2} Pattern end setting
Low power consumption	The clock supply can be stopped by setting the PER1.REMCEN bit. SNOOZE mode can shift to normal operation mode by using the REMC interrupt request signal.

Note 1. The interrupt mode is selectable from either the normal interrupt mode or the sequential interrupt mode.

In the normal interrupt mode, the OR condition of multiple interrupt sources is applied.

In the sequential interrupt mode, the AND condition of multiple interrupt sources is applied.

Note 2. The sampling clock of the digital filter is an operating clock selected by the REMCON1.CSRC bit, or fsxp. When transition to the SNOOZE mode is enabled, select the low-speed peripheral clock (fsxp) as the sampling clock of the digital filter.

The diagram illustrates the internal architecture of the REMC module. It is connected to the internal peripheral bus at the top and bottom. Key components include:

- Registers:** REMSTC.DNFSL, REMCON0, REMSTC.SNZON, REMTIM, REMSTS, REMINT, REMCON1, REMRBIT, REMDAT0-7, REMCPD, and REMCPC.
- Functional Blocks:** Sampling clock select, Digital filter, Edge detection, SNOOZE mode function setting, Interrupt control, Status control, Base timer, Comparator, Data determination, Receive registers, and Receive compare registers.
- Inputs:** External pulse signal input (RIN0) and Timer interrupt (INTTM06).
- Outputs:** Clock request and Interrupt signal (INTREMC).
- Internal Connections:** The module uses an internal input signal and various internal buses to coordinate data flow between its components.

Legend:

REMCN0:	Function select register 0	SDPMIN:	Special data pattern minimum width setting register
REMCN1:	Function select register 1	SDPMAX:	Special data pattern maximum width setting register
REMSTS:	Status register	REMPE:	Pattern end setting register
REMINT:	Interrupt control register	REMRBIT:	Receive bit count register
REMCPC:	Compare control register	REMDAT0:	Receive data 0 register
REMCPCD:	Compare value setting register	REMDAT1:	Receive data 1 register
HDPMIN:	Header pattern minimum width setting register	REMDAT2:	Receive data 2 register
HDPMAX:	Header pattern maximum width setting register	REMDAT3:	Receive data 3 register
D0PMIN:	Data '0' pattern minimum width setting register	REMDAT4:	Receive data 4 register
D0PMAX:	Data '0' pattern maximum width setting register	REMDAT5:	Receive data 5 register
D1PMIN:	Data '1' pattern minimum width setting register	REMDAT6:	Receive data 6 register
D1PMAX:	Data '1' pattern maximum width setting register	REMDAT7:	Receive data 7 register
REMSTC:	Receiver standby control register	REMTIM:	Measurement result register

Table 18 - 2 Pin Configuration of Remote Control Signal Receiver

Pin Name	I/O	Function
RIN0	Input	External pulse signal input

18.2 Registers to Control the Remote Control Signal Receiver

The following registers are used to control the remote control signal receiver.

- Peripheral enable register 1 (PER1)
- Peripheral reset control register 1 (PRR1)
- Function select register 0 (REMCN0)
- Function select register 1 (REMCN1)
- Status register (REMSTS)
- Interrupt control register (REMINT)
- Compare control register (REMCPC)
- Compare value setting register (REMCPCD)
- Header pattern minimum width setting register (HDPMIN)
- Header pattern maximum width setting register (HDPMAX)
- Data '0' pattern minimum width setting register (D0PMIN)
- Data '0' pattern maximum width setting register (D0PMAX)
- Data '1' pattern minimum width setting register (D1PMIN)
- Data '1' pattern maximum width setting register (D1PMAX)
- Special data pattern minimum width setting register (SDPMIN)
- Special data pattern maximum width setting register (SDPMAX)
- Pattern end setting register (REMPE)
- Receiver standby control register (REMSTC)
- Receive bit count register (REMRBIT)
- Receive data 0 register (REMDAT0)
- Receive data j register (REMDATj) (j = 1 to 7)
- Measurement result register (REMTIM)

18.2.1 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

To use the remote control signal receiver, be sure to set bit 1 (REMCEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the PER1 register is 00H following a reset.

Figure 18 - 2 Format of Peripheral Enable Register 1 (PER1)

Address: F00FAH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER1	DACEN	SMSSEN	CMPEN	TML32EN	DTCEN	UTAEN	REMCEN	CTSUEN
	REMCEN Control of supply of an input clock to the remote control signal receiver							
	0	Stops supply of an input clock. • The SFRs used by the remote control signal receiver cannot be written. • When an SFR used by the remote control signal receiver is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the remote control signal receiver can be read and written.						

Caution The functions that are mounted depend on the product. For details on the PER1 register, see the description in CHAPTER 6 CLOCK GENERATOR.

18.2.2 Peripheral reset control register 1 (PRR1)

The PRR1 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

To place the remote control signal receiver in the reset state, be sure to set bit 1 (REMCRES) of this register to 1.

The PRR1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the PRR1 register is 00H following a reset.

Figure 18 - 3 Format of Peripheral Reset Control Register 1 (PRR1)

Address: F00FBH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	3	2	<1>	<0>
PRR1	DACRES	SMSRES	CMPRES	TML32RES	0	0	REMCRES	CTSURES
REMCRES	Control resetting of the remote control signal receiver							
0	The remote control signal receiver is released from the reset state.							
1	The remote control signal receiver is in the reset state. • The SFRs for use with the remote control signal receiver are initialized.							

Caution 1. Be sure to set bits 3 and 2 to "0".

Caution 2. The provided functions differ depending on the product. For details about the PRR1 register, see CHAPTER 24 RESET FUNCTION.

18.2.3 Function select register 0 (REMCN0)

The REMCN0 register has flags for indicating the operating status of the remote control signal receiver and the level of the input signal, and is used to control the input signal inversion, control the digital filter, and select the receive error capture operation.

Rewriting the REMCN0 register is prohibited when the REMC is in operation (when REMCN1.EN = 1).

The REMCN0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the REMCN0 register is 00H following a reset.

Figure 18 - 4 Format of Function Select Register 0 (REMCN0)

Address: F0640H
After reset: 00H
R/W: R/W^{Note 1}

Symbol	7	6	5	4	<3>	2	1	<0>
REMCN0	0	FILSEL ^{Note 2}	0	EC ^{Note 2}	INFLG ^{Note 3}	FIL ^{Note 2}	INV ^{Note 2}	ENFLG ^{Note 3}

FILSEL ^{Note 2}	Digital Filter Function Select
0	Digital filter for matching three times
1	Digital filter for matching two times

EC ^{Note 2}	Receive Error Capture Operation Select
0	Captures the data after an error pattern is received.
1	Does not capture the data after an error pattern is received.
This bit can be used to set capture operation to the REMRBIT and REMDATj registers (j = 0 to 7) after an error pattern is received.	

INFLG ^{Note 3}	Input Signal Flag
0	The level of the internal input signal of the remote control signal receiver is low.
1	The level of the internal input signal of the remote control signal receiver is high.
This flag can be used to confirm the level of the internal input signal of the remote control signal receiver. The confirmed level is the result set by the INV and FIL bits.	

FIL ^{Note 2}	Digital Filter Enable/Disable Setting
0	Disables the digital filter for matching three or two times.
1	Enables the digital filter for matching three or two times.
This bit enables or disables the digital filter.	

INV ^{Note 2}	Input Signal Inversion
0	Not inverted
1	Inverted

ENFLG Note 3	Remote Control Status Flag
0	Stopped
1	Operating
This flag can be used to confirm whether the remote control signal receiver is stopped or operating. This flag changes after zero to one cycle of the operating clock when a value is written to the REMCON1.EN bit.	

Note 1. Bits 3 and 0 are read-only.

Note 2. These bits can be rewritten when the REMCON1.EN bit and the REMCON0.ENFLG flag are both 0 (REMC is stopped).

Note 3. These flags become 0 when the REMCON1.EN bit is set to 0.

18.2.4 Function select register 1 (REMCON1)

The REMCON1 register is used to set the operation conditions of the remote control signal receiver such as operating clock, reception mode, and interrupt mode.

The REMCON1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the REMCON1 register is 00H following a reset.

Figure 18 - 5 Format of Function Select Register 1 (REMCON1)

Address: F0641H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	<3>	<2>	1	0
REMCON1	0	0	CSRC ^{Note 1}	0	INTMD ^{Note 1}	EN	TYP[1:0]	^{Note 2}

CSRC ^{Note 1}	Operating Clock Select
0	Low-speed peripheral clock (fsXP)
1	Timer interrupt (INTTM06) Use channel 6 of timer array unit 0 in the interval timer mode.
This bit selects the operating clock for the remote control signal receiver.	

INTMD ^{Note 1}	Interrupt Mode Select
0	Normal interrupt mode (OR condition)
1	Sequential interrupt mode (AND condition)
This bit can be used to select the interrupt mode. In normal interrupt mode, an interrupt is generated when the OR condition of the interrupt sources enabled (set to 1) in the interrupt control register (REMINT) is met. In sequential interrupt mode, if all the interrupt generation conditions of the sources (compare match, data reception complete, header pattern match, and special data pattern match) whose interrupt enable bit of the REMINT register is set to 1 are met, an interrupt (INTREMC) is generated.	

EN	Remote Control
0	Operation disabled
1	Operation enabled
This bit enables or disables REMC operation. Use the REMCON0.ENFLG flag to confirm whether operation has started or not.	

TYP[1:0] Note 2		Receive Mode Select
0	0	Format A
0	1	Format B
1	0	Format C
1	1	Setting prohibited
These bits can be used to select the format for capturing the remote control signal waveform. For details of each format, see 18.3.3 Pattern Setting .		

Note 1. These bits can be rewritten when the REMCON1.EN bit and the REMCON0.ENFLG flag are both 0 (REMC is stopped).

Note 2. To rewrite the TYP[1:0] bits when the REMCON1.EN bit or REMCON0.ENFLG flag is 1 (REMC is operating), change the values of these bits one bit at a time.

18.2.5 Status register (REMSTS)

The REMSTS register is used to indicate the reception status and error occurrence status of the remote control signal receiver.

The REMSTS register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the REMSTS register is 00H following a reset.

Figure 18 - 6 Format of Status Register (REMSTS)

Address: F0642H
 After reset: 00H
 R/W: R/W^{Notes 1, 2}

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
REMSTS	SDFLG	D1FLG	D0FLG	HDFLG	BFULFLG Note 2	DRFLG	REFLG	CPFLG

SDFLG	Special Data Pattern Match Flag
0	Mismatch
1	Match
<Clearing conditions> • When the DRFLG flag changes from 0 to 1 (next frame reception starts) • When the REFLG flag changes from 0 to 1 • See Table 18 - 3 Measurement Results and Flags. <Setting condition> • See Table 18 - 3 Measurement Results and Flags.	

D1FLG	Data '1' Pattern Match Flag
0	Mismatch
1	Match
<Clearing conditions> • When the DRFLG flag changes from 0 to 1 (next frame reception starts) • When the REFLG flag changes from 0 to 1 • See Table 18 - 3 Measurement Results and Flags. <Setting condition> • See Table 18 - 3 Measurement Results and Flags.	

D0FLG	Data '0' Pattern Match Flag
0	Mismatch
1	Match
<Clearing conditions> • When the DRFLG flag changes from 0 to 1 (next frame reception starts) • When the REFLG flag changes from 0 to 1 • See Table 18 - 3 Measurement Results and Flags. <Setting condition> • See Table 18 - 3 Measurement Results and Flags.	

HDFLG	Header Pattern Match Flag
0	Mismatch
1	Match
<Clearing conditions> • When the DRFLG flag changes from 0 to 1 (next frame reception starts) • When the REFLG flag changes from 0 to 1 • See Table 18 - 3 Measurement Results and Flags. <Setting condition> • See Table 18 - 3 Measurement Results and Flags.	

BFULFLG Note 2	Receive Buffer Full Flag
0	Receive buffer is empty.
1	Receive buffer is full (64 bits received).
<Clearing conditions> • When the HDFLG flag changes from 0 to 1 • When the DRFLG flag changes from 0 to 1 (next frame reception starts) • This flag becomes 0 after one to two cycles of the operating clock when 0 is written to the BFULFLG flag. <Setting condition> • When the value of the REMRBIT register becomes 64	

DRFLG	Data Receiving Flag
0	Waiting for data reception.
1	Data is being received.
This flag indicates the state of receiving the remote control signal. <Clearing conditions> • This flag becomes 0 after one cycle of the operating clock when the value of the base timer is greater than any value of the HDPMAX, D0PMAX, D1PMAX, SDPMAX, and REMPE registers. <Setting condition> • Rising edge of REMC internal input signal (when the REMCON0.INV bit is 0)	

REFLG	Receive Error Flag
0	No error has occurred.
1	An error has occurred.
This flag indicates that a receive error has occurred. The setting conditions differ depending on the value of the REMCON1.TYP[1:0] bits. <Clearing conditions> • The header pattern is detected • When the DRFLG flag changes from 0 to 1 (next frame reception starts) <Setting conditions> When the REMCON1.TYP[1:0] bits are 00B (format A): • The data '0', data '1', or special data pattern is detected prior to receiving the header pattern • The width between a rising edge and the next rising edge of the input signal is not the header, data '0', data '1', or special data pattern (when the REMCON0.INV bit is 0) • A conflict occurs between when data reception is completed (timing when the DRFLG flag changes from 1 to 0) and when the input signal level changes (new signal). When the REMCON1.TYP[1:0] bits are 01B (format B): • The data '0', data '1', or special data pattern is detected prior to receiving the header pattern • The width between a falling edge and the next falling edge of the input signal is not the data '0', data '1', or special data pattern (when the REMCON0.INV bit is 0) • A conflict occurs between when data reception is completed (timing when the DRFLG flag changes from 1 to 0) and when the input signal level changes (new signal). When the REMCON1.TYP[1:0] bits are 10B (format C): • The width between a rising edge and the next rising edge of the input signal is not the header, data '0', data '1', or special data pattern (when the REMCON0.INV bit is 0) • A conflict occurs between when data reception is completed (timing when the DRFLG flag changes from 1 to 0) and when the input signal level changes (new signal).	

CPFLG	Compare Match Flag
0	Mismatch
1	Match
This flag indicates the comparison result between the value of the REMCPD register specified by the REMCPC.CPN[3:0] bits and the data to be stored in the REMDAT1 and REMDAT0 registers. <Clearing conditions> • When the DRFLG flag changes from 0 to 1 (next frame reception starts) • When the HDFLG flag changes from 0 to 1 <Setting condition> • When the value of the REMCPD register matches the value to be stored in the REMDAT1 and REMDAT0 registers (when the setting value of the REMCPC.CPN[3:0] bits is n, bits n to 0 in the REMCPD register match bits n to 0 in the REMDAT1 and REMDAT0 registers)	

Note 1. Bits 7 to 4 and 2 to 0 are read-only.

Note 2. Bit 3 can only be written with 0 to clear the flag. However, if this flag is written when changing the REMCON0.INFLG flag, the value read from this flag may become undefined.

Caution 1. If updating and reading data overlap, an undefined value may be read. For details on reading this register, see 18.4.5 Reading Registers.

Caution 2. This register becomes 00H when the REMCON1.EN bit is set to 0.

Table 18 - 3 Measurement Results and Flags

Comparison Result between REMTIM Register Value (Measurement Result) and Each Register	Flag Value			
	HDFLG	D0FLG	D1FLG	SDFLG
Between HDPMIN and HDPMAX	1	0	0	0
Between D0PMIN and D0PMAX	0	1Note	0	0
Between D1PMIN and D1PMAX	0	0	1Note	0
Between SDPMIN and SDPMAX	0	0	0	1Note
Values not listed above	0	0	0	0

Note When the REMCON1.TYP[1:0] bits are 00B or 01B, the D0FLG, D1FLG, and SDFLG flags remain unchanged until the header pattern is detected.

18.2.6 Interrupt control register (REMINT)

The REMINT register is used to enable or disable generation of each interrupt.

Rewriting the REMINT register is prohibited when the REMC is in operation. Rewrite this register while the REMCON1.EN bit and the REMCON0.ENFLG flag are both 0 (REMC is stopped).

The REMINT register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the REMINT register is 00H following a reset.

Figure 18 - 7 Format of Interrupt Control Register (REMINT)

Address: F0643H

After reset: 00H

R/W: R/W

Symbol	<7>	6	<5>	<4>	<3>	<2>	<1>	<0>
REMINT	SDINT	0	DINT ^{Note}	HDINT	BFULINT	DRINT ^{Note}	REINT	CPINT
	SDINT	Special Data Pattern Match Interrupt Enable						
	0	Disabled						
	1	Enabled						
	DINT	Data '0' Pattern or Data '1' Pattern Match Interrupt Enable						
	0	Disabled						
	1	Enabled						
	HDINT	Header Pattern Match Interrupt Enable						
	0	Disabled						
	1	Enabled						
	BFULINT	Receive Buffer Full Interrupt Enable						
	0	Disabled						
	1	Enabled						
	DRINT ^{Note}	Data Receiving Interrupt Enable						
	0	Disabled						
	1	Enabled						
	REINT	Receive Error Interrupt Enable						
	0	Disabled						
	1	Enabled						
	CPINT	Compare Match Interrupt Enable						
	0	Disabled						
	1	Enabled						

Note Rewriting this bit is also allowed when REMC is operating (when REMCON1.EN = 1).

18.2.7 Compare control register (REMCPD)

The REMCPD register is used to specify the number of bits to compare the value of the REMCPD register and the data to be stored in the REMDAT1 and REMDAT0 registers when the compare function is used.

Rewriting the REMCPD register is prohibited when the REMC is in operation. This register can be rewritten when the REMCON1.EN bit and the REMCON0.ENFLG flag are both 0 (REMC is stopped).

The REMCPD register can be set by an 8-bit memory manipulation instruction.

The value of the REMCPD register is 00H following a reset.

Figure 18 - 8 Format of Compare Control Register (REMCPD)

Address: F0645H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
REMCPD	0	0	0	0	CPN[3:0]			

CPN[3:0]				Compare Bit Count Specification
0	0	0	0	Bit 0 in the REMCPD register is compared with bit 0 in the REMDAT0 register.
0	0	0	1	Bits 1 and 0 in the REMCPD register are compared with bits 1 and 0 in the REMDAT0 register.
.				
0	1	1	1	Bits 7 to 0 in the REMCPD register are compared with bits 7 to 0 in the REMDAT0 register.
.				
1	0	0	1	Bits 9 to 0 in the REMCPD register are compared with bits 1 and 0 in the REMDAT1 register and bits 7 to 0 in the REMDAT0 register.
.				
1	1	1	1	Bits 15 to 0 in the REMCPD register are compared with bits 7 to 0 in the REMDAT1 register and bits 7 to 0 in the REMDAT0 register.
When the setting value of the CPN[3:0] bits is n, bits n to 0 are compared.				

18.2.8 Compare value setting register (REMCPD)

The REMCPD register is used to set the value to be compared with the data in the REMDAT1 and REMDAT0 registers when the compare function is used. The REMCPC.CPN[3:0] bits can be used to set the number of bits to be compared.

Rewriting the REMCPD register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The REMCPD register can be set by a 16-bit memory manipulation instruction.


The value of the REMCPD register is 0000H following a reset.

Figure 18 - 9 Format of Compare Value Setting Register (REMCPD)

Address: F0646H, F0647H

After reset: 0000H

R/W: R/W



18.2.9 Header pattern minimum width setting register (HDPMIN)

The HDPMIN register is used to set the minimum width of the header pattern. The setting range is from 000H to 7FFH.

When the interval between the edges of an external input signal measured using the base timer is between HDPMIN and HDPMAX, the pattern of the signal is detected as a header pattern.

Rewriting the HDPMIN register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The HDPMIN register can be set by a 16-bit memory manipulation instruction.


The value of the HDPMIN register is 0000H following a reset.

Figure 18 - 10 Format of Header Pattern Minimum Width Setting Register (HDPMIN)

Address: F0648H, F0649H

After reset: 0000H

R/W: R/W



18.2.10 Header pattern maximum width setting register (HDPMAX)

The HDPMAX register is used to set the maximum width of the header pattern. The setting range is from 000H to 7FFH. When the interval between the edges of an external input signal measured using the base timer is between HDPMIN and HDPMAX, the pattern of the signal is detected as a header pattern.

Rewriting the HDPMAX register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The HDPMAX register can be set by a 16-bit memory manipulation instruction.


The value of the HDPMAX register is 0000H following a reset.

Figure 18 - 11 Format of Header Pattern Maximum Width Setting Register (HDPMAX)

Address: F064AH, F064BH

After reset: 0000H

R/W: R/W



18.2.11 Data '0' pattern minimum width setting register (D0PMIN)

The D0PMIN register is used to set the minimum width of the data '0' pattern. The setting range is from 00H to FFH. When the interval between the edges of an external input signal measured using the base timer is between D0PMIN and D0PMAX, the pattern of the signal is detected as a data '0' pattern.

Rewriting the D0PMIN register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The D0PMIN register can be set by an 8-bit memory manipulation instruction.


The value of the D0PMIN register is 00H following a reset.

Figure 18 - 12 Format of Data '0' Pattern Minimum Width Setting Register (D0PMIN)

Address: F064CH

After reset: 00H

R/W: R/W



18.2.12 Data '0' pattern maximum width setting register (D0PMAX)

The D0PMAX register is used to set the maximum width of the data '0' pattern. The setting range is from 00H to FFH. When the interval between the edges of an external input signal measured using the base timer is between D0PMIN and D0PMAX, the pattern of the signal is detected as a data '0' pattern.


Rewriting the D0PMAX register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The D0PMAX register can be set by an 8-bit memory manipulation instruction.

The value of the D0PMAX register is 00H following a reset.

Figure 18 - 13 Format of Data '0' Pattern Maximum Width Setting Register (D0PMAX)

Address: F064DH
After reset: 00H
R/W: R/W



18.2.13 Data '1' pattern minimum width setting register (D1PMIN)

The D1PMIN register is used to set the minimum width of the data '1' pattern. The setting range is from 00H to FFH. When the interval between the edges of an external input signal measured using the base timer is between D1PMIN and D1PMAX, the pattern of the signal is detected as a data '1' pattern.


Rewriting the D1PMIN register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The D1PMIN register can be set by an 8-bit memory manipulation instruction.

The value of the D1PMIN register is 00H following a reset.

Figure 18 - 14 Format of Data '1' Pattern Minimum Width Setting Register (D1PMIN)

Address: F064EH
After reset: 00H
R/W: R/W



18.2.14 Data '1' pattern maximum width setting register (D1PMAX)

The D1PMAX register is used to set the maximum width of the data '1' pattern. The setting range is from 00H to FFH. When the interval between the edges of an external input signal measured using the base timer is between D1PMIN and D1PMAX, the pattern of the signal is detected as a data '1' pattern.


Rewriting the D1PMAX register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The D1PMAX register can be set by an 8-bit memory manipulation instruction.

The value of the D1PMAX register is 00H following a reset.

Figure 18 - 15 Format of Data '1' Pattern Maximum Width Setting Register (D1PMAX)

Address: F064FH
After reset: 00H
R/W: R/W



18.2.15 Special data pattern minimum width setting register (SDPMIN)

The SDPMIN register is used to set the minimum width of the special data pattern. The setting range is from 000H to 7FFH.

When the interval between the edges of an external input signal measured using the base timer is between SDPMIN and SDPMAX, the pattern of the signal is detected as a special data pattern.


Rewriting the SDPMIN register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The SDPMIN register can be set by a 16-bit memory manipulation instruction.

The value of the SDPMIN register is 0000H following a reset.

Figure 18 - 16 Format of Special Data Pattern Minimum Width Setting Register (SDPMIN)

Address: F0650H, F0651H
After reset: 0000H
R/W: R/W



18.2.16 Special data pattern maximum width setting register (SDPMAX)

The SDPMAX register is used to set the maximum width of the special data pattern. The setting range is from 000H to 7FFH.

When the interval between the edges of an external input signal measured using the base timer is between SDPMIN and SDPMAX, the pattern of the signal is detected as a special data pattern.

Rewriting the SDPMAX register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The SDPMAX register can be set by a 16-bit memory manipulation instruction.

The value of the SDPMAX register is 0000H following a reset.

Figure 18 - 17 Format of Special Data Pattern Maximum Width Setting Register (SDPMAX)

Address: F0652H, F0653H

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
SDPMAX	0	0	0	0	0	SDPMAX[10:8]		
	7	6	5	4	3	2	1	0
	SDPMAX[7:0]							

18.2.17 Pattern end setting register (REMPE)

The REMPE register is used to set the width of the pattern end. The setting range is from 000H to 7FFH.

The timing when the REMSTS.DRFLG flag changes from 1 to 0 can be set.

Rewriting the REMPE register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The REMPE register can be set by a 16-bit memory manipulation instruction.

The value of the REMPE register is 0000H following a reset.

Figure 18 - 18 Format of Pattern End Setting Register (REMPE)

Address: F0654H, F0655H

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
REMPE	0	0	0	0	0	PE[10:8]		
	7	6	5	4	3	2	1	0
	PE[7:0]							

18.2.18 Receiver standby control register (REMSTC)

The REMSTC register is used to control the startup of reception (SNOOZE mode) upon receiving the remote control signal in the STOP mode and select the sampling clock of the digital filter.

Rewriting the REMSTC register is prohibited when the REMC is in operation (when REMCON1.EN = 1).

The REMSTC register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the REMSTC register is 00H following a reset.

Figure 18 - 19 Format of Receiver Standby Control Register (REMSTC)

Address: F0656H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	<0>
REMSTC	0	0	0	0	0	0	DNFSL ^{Note}	SNZON ^{Note}

DNFSL ^{Note}	Digital Filter Clock Selection
0	REMC operating clock is selected as a sampling clock
1	fsXP is selected as a sampling clock
This bit is used to select the sampling clock of the digital filter. Set this bit to 1 when setting the SNZON bit to 1 (transition from STOP mode to SNOOZE mode is enabled).	

SNZON ^{Note}	SNOOZE Mode Operation Control
0	Disables transition from STOP mode to SNOOZE mode.
1	Enables transition from STOP mode to SNOOZE mode.
- When the input level of the RIN0 pin is changed in the STOP mode, the STOP mode is exited, and remote control reception is performed without operating the CPU (the SNOOZE mode). - Use the SNOOZE mode only when the timer interrupt (INTTM06) is selected as the REMC operating clock. In this case, select a clock that can operate in SNOOZE mode as the count clock for channel 6 of timer array unit 0. - When using SNOOZE mode, set channel 6 of timer array unit 0 to interval timer mode and enable the count operation before shifting to STOP mode. - Even when SNOOZE mode is to be used, set the SNZON bit to 0 after return from SNOOZE mode. Set the SNZON bit to 1 when the transition to STOP mode is to be repeated. - When setting the SNZON bit to 1, set the REMCON0.FIL bit to 1 (enables the digital filter) and set the DNFSL bit to 1 (fsXP is selected as a sampling clock). - After returning from STOP mode due to a compare match interrupt or header pattern match interrupt, set the SNZON bit to 0.	

Note Set this bit to 1 when the REMCON1.EN bit and the REMCON0.ENFLG flag are both 0 (REMC is stopped).

18.2.19 Receive bit count register (REMRBIT)

The REMRBIT register indicates the number of received bits.

All the bits of the REMRBIT register are initialized when the setting of the REMCON1.EN bit is 0.

The REMRBIT register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the REMRBIT register is 00H following a reset.

Figure 18 - 20 Format of Receive Bit Count Register (REMRBIT)

Address: F0657H
 After reset: 00H
 R/W: R/W^{Notes 1, 2}

Symbol	7	6	5	4	3	2	1	<0>
REMRBIT	0Note 2		RBIT[6:1]Note 1					RBIT[0]

RBIT[6:0]	Receive Bit Count Check

These bits indicate the bit position of the buffer to be stored by counting the detected data '0' pattern or data '1' pattern.

- When the receive bit count exceeds 64 (40H), the value returns to 1.
- The header pattern and special data pattern are not counted.
- If an error is detected while the REMCON0.EC bit is 1, the value is not incremented even when the data '0' pattern or data '1' pattern is detected.
- The REMRBIT register becomes 0 when the REMSTS.DRFLG flag changes from 0 to 1.
- The REMRBIT register becomes 0 when the REMSTS.HDFLG flag changes from 0 to 1.

When 0 is written to the REMRBIT.RBIT[0] bit, the value of the REMRBIT register becomes 00H after one to two cycles of the operating clock.

Note 1. Bits 6 to 1 are read-only.

Note 2. Bit 7 is read as undefined. The write value should be 0.


Caution If updating and reading data overlap, an undefined value may be read. For details on reading this register, see 18.4.5 Reading Registers.

18.2.20 Receive data 0 register (REMDAT0)

The REMDAT0 register holds received data.
All the bits of the REMDAT0 register are initialized when the setting of the REMCON1.EN bit is 0.
The REMDAT0 register can be set by a 1-bit or 8-bit memory manipulation instruction.
The value of the REMDAT0 register is 00H following a reset.

Figure 18 - 21 Format of Receive Data 0 Register (REMDAT0)

Address: F0658H
After reset: 00H
R/W: R/W^{Note}



- Note** Bits 7 to 1 are read-only.
- Caution** If updating and reading data overlap, an undefined value may be read. For details on reading this register, see 18.4.5 Reading Registers.

18.2.21 Receive data j register (REMDATj) (j = 1 to 7)

The REMDATj register holds received data.

All the bits of the REMDATj register are initialized when the setting of the REMCON1.EN bit is 0.

The REMDATj register can be read by an 8-bit memory manipulation instruction.


The value of the REMDATj register is 00H following a reset.

Figure 18 - 22 Format of Receive Data j Register (REMDATj)

Address: F0659H to F065FH

After reset: 00H

R/W: R



Caution If updating and reading data overlap, an undefined value may be read. For details on reading this register, see 18.4.5 Reading Registers.

18.2.22 Measurement result register (REMTIM)

The REMTIM register indicates the measurement result of each pattern width.

All the bits of the REMTIM register are initialized when the setting of the REMCON1.EN bit is 0.

The REMTIM register can be read by a 16-bit memory manipulation instruction.


The value of the REMTIM register is 0000H following a reset.

Figure 18 - 23 Format of Measurement Result Register (REMTIM)

Address: F0660H, F0661H

After reset: 0000H

R/W: R



Caution If updating and reading data overlap, an undefined value may be read. For details on reading this register, see 18.4.5 Reading Registers.


18.3 Operation

18.3.1 Overview of REMC Operation

Figure 18 - 24 shows an example of the remote control signal. The signal begins with a header, followed by a sequence of data. This header differs from the subsequent sequence of data in waveform, allowing the header and the data to be distinguished. The sequence of data contains custom code and data code, and 0 or 1 is distinguished depending on the bit length. After a stop bit, there is an interval during which the signal does not change (frame space), thus constituting a frame.

The time between the edges of the external input signal is measured using the base timer in the REMC. The patterns of the remote control signal are detected and the data is captured according to the measurement results.

Figure 18 - 24 Example of Remote Control Signal



18.3.2 Initial Setting


Initialize the REMC according to the procedure shown in **Figure 18 - 25** to receive the remote control signal.

Set the REMCON1.EN bit to 0 if the REMC is operating. Then the REMCON0.ENFLG flag becomes 0 and the REMC stops the operation.

Set the format for the remote control signal waveform by the REMCON1.TYP[1:0] bits; select the signal inversion or non-inversion by the REMCON0.INV bit; select the operating clock by the REMCON1.CSRC bit; and set the digital filter by the REMCON0.FIL, REMCON0.FILSEL, and REMSTC.DNFSL bits, while the REMCON0.ENFLG flag is 0. Set the detecting width for each data pattern into the HDPMIN, HDPMAX, D0PMIN, D0PMAX, D1PMIN, D1PMAX, SDPMIN, SDPMAX, and REMPE registers. Make any other settings such as enabling interrupts by the REMINT register and setting of the compare function by the REMCPC and REMCPD registers if required.

After all necessary register settings are completed, set the REMCON1.EN bit to 1 to start REMC operation.

Figure 18 - 25 Example of Flowchart for Initial Settings of REMC



18.3.3 Pattern Setting

The format for capturing the remote control signal reception waveform can be set by setting the REMCON1.TYP[1:0] bits. **Figure 18 - 26** and **Figure 18 - 27** show examples of a remote control signal reception waveform captured by setting the REMCON1.TYP[1:0] bits.

When the REMCON1.TYP[1:0] bits are 00B (format A)

The measured result is determined from the setting value of the header pattern at the rising edge of the internal input signal.

When the header pattern is received, the measured result is determined from the setting values of the data '0', data '1' and special data patterns at the rising edge of the internal input signal.

When the REMCON1.TYP[1:0] bits are 01B (format B)

The measured result is determined from the setting value of the header pattern at the falling edge of the internal input signal.

When the header pattern is received, the measured result is determined from the setting values of the data '0', data '1' and special data patterns at the falling edge of the internal input signal.

The header pattern is detected once within one frame.

When the REMCON1.TYP[1:0] bits are 10B (format C)

The measured result is determined from the setting values of the header, data '0', data '1' and special data patterns at the rising edge of the internal input signal.

Figure 18 - 26 Example of Remote Control Signal Reception Waveform Captured by Setting REMCON1.TYP[1:0] Bits (REMCN0.INV = 0)





Figure 18 - 27 Example of Remote Control Signal Reception Waveform Captured by Setting REMCON1.TYP[1:0] Bits (REMCN0.INV = 1)



18.3.4 Operating Clock

The REMC can use either of the following clock signals as its operating clock: the low-speed peripheral clock (fsxp) and timer interrupt (INTTM06). When transition from the STOP mode to the SNOOZE mode is enabled, select the low-speed peripheral clock (fsxp) as the clock of the digital filter. When selecting the timer interrupt (INTTM06) as the REMC operating clock, see **CHAPTER 7 TIMER ARRAY UNIT (TAU)** to confirm the operating clock setting for channel 6 of timer array unit 0.

The following describes how to supply these clock signals.

18.3.4.1 When using fsxp as the REMC operating clock

This section describes the procedure for using the low-speed peripheral clock (fsxp) as the REMC operating clock.

- (a) When using the low-speed on-chip oscillator clock (fil) as the low-speed peripheral clock (fsxp)

The low-speed on-chip oscillator clock (fil) is supplied as the REMC operating clock by setting bit 4 (WUTMMCK0) of the subsystem clock supply mode control register (OSMC) to 1 and setting the REMCON1.CSRC bit to 0. For details, see **6.1 Functions of Clock Generator**.

- (b) When using the subsystem clock (fsx) as the low-speed peripheral clock (fsxp)

The subsystem clock oscillator starts to oscillate by setting bits 7 and 4 (RTCLPC and WUTMMCK0) of the subsystem clock supply mode control register (OSMC) to 0, setting the subsystem clock operation mode by bits 5 and 4 (EXCLKS and OSCSELS) of the clock operation mode control register (CMC), and setting bit 6 (XTSTOP) of the clock operation status control register (CSC) to 0. Then, after the oscillation stabilization time for the subsystem clock is secured by using the timer function or another function, by using software, the subsystem clock (fsx) is supplied as the REMC operating clock by setting the REMCON1.CSRC bit to 0. For the subsystem clock setting, see **6.6.3 Example of setting the XT1 oscillator clock**.

18.3.4.2 When using INTTM06 as the REMC operating clock

The timer interrupt (INTTM06) is supplied as the REMC operating clock by setting the RECOM1.CSRC bit to 1. Operate channel 6 of timer array unit 0 in the interval timer mode.

For details about the operation of timer array unit 0, see **CHAPTER 7 TIMER ARRAY UNIT (TAU)**.


18.3.5 RIN0 Input

The options below can be selected in RIN0 input.

- Input polarity
- Digital filter


Figure 18 - 28 shows the configuration of RIN0 internal input signal generation.

Figure 18 - 28 RIN0 Internal Input Signal Generation Configuration



The input polarity of the RIN0 pin can be inverted. Whether to invert or not can be selected by the REMCON0.INV bit. When the REMCON0.FIL bit is 1 (digital filter enabled), if the signal input to the RIN0 pin holds the same level for k sequential cycles ($k = 3$ or 2 ; value selected by the REMCON0.FILSEL bit), that level is transferred to the internal circuit. This enables noise to be eliminated from k cycles of the sampling clock. The sampling clock of the digital filter is selectable from the REMC operating clock and f_{SXP} by setting the REMSTC.DNFSL bit. When setting the REMSTC.SNZON bit to 1 (transition from STOP mode to SNOOZE mode is enabled), set the REMCON0.FIL bit to 1 (the digital filter is enabled) and the REMSTC.DNFSL bit to 1 (f_{SXP} is selected as a sampling clock). Input to the RIN0 pin is transferred as the REMCON0.INFLG flag (input signal flag) and the base timer reset signal to the internal circuit in synchronization with the operating clock. The base timer reset signal is used to initialize the internal base timer to the pattern detection corresponding to the REMCON1.TYP[1:0] setting. There is a delay caused by internal processing after the input to the RIN0 pin is changed and before these signals are generated. **Figure 18 - 29** shows digital filtering for RIN0 input.

Figure 18 - 29 Digital Filtering for RIN0 Input



18.3.6 Pattern Detection


The REMC has a function that detects the following patterns.

- Header pattern
- Data '0' pattern
- Data '1' pattern
- Special data pattern

Using the base timer included in the REMC, the time between the edges of the external input signal is measured to determine which pattern matches the measurement result. This enables detection of the remote control signal and capturing the data. The width for determining each pattern can be set to any value using each pattern setting register.

Figure 18 - 30 shows the waveform of REMC operation.

Figure 18 - 30 Waveform of REMC Operation



18.3.6.1 Header pattern detection

The header pattern can be detected by setting the minimum width of the header pattern in the HDPMIN register and the maximum width in the HDPMAX register.

The minimum and maximum widths of the header pattern must be "1 < HDPMIN register value ≤ HDPMAX register value".

$$\text{Setting value } n = \frac{\text{Minimum width (maximum width) of header pattern}}{\text{Operating clock cycle time}}$$

When not using the header pattern, set the HDPMIN and HDPMAX registers to 000H.

Make sure that the setting value of the header pattern is different from the setting values of data '0', data '1', and special data patterns, and the setting ranges are not overlapped.

When the REMCON1.TYP[1:0] bits are 00B or 01B,

if the data '0', data '1', or special data pattern is detected before the header pattern is detected, the following occur:

- The REMSTS.REFLG flag becomes 1 (an error has occurred).
- The REMSTS.D0FLG, REMSTS.D1FLG, and REMSTS.SDFLG flags remain unchanged.
- The REMDAT0 to REMDAT7 registers remain unchanged.

When the REMCON1.TYP[1:0] bits are 01B,

the number of detecting the header pattern is one while the DRFLG flag is 1.

18.3.6.2 Data '0' pattern detection

The data '0' pattern can be detected by setting the minimum width of the data '0' pattern in the D0PMIN register and the maximum width in the D0PMAX register.

The minimum and maximum widths of the data '0' pattern must be "1 < D0PMIN register value ≤ D0PMAX register value".

$$\text{Setting value } n = \frac{\text{Minimum width (maximum width) of data "0" pattern}}{\text{Operating clock cycle time}}$$

When not using the data '0' pattern, set the D0PMIN and D0PMAX registers to 00H.

Make sure that the setting value of the data '0' pattern is different from the setting values of the header, data '1', and special data patterns, and the setting ranges are not overlapped.

When the REMCON1.TYP[1:0] bits are 00B or 01B,

if the data '0' pattern or data '1' pattern is detected before the header pattern is detected, the following occur:

- The REMSTS.REFLG flag becomes 1 (an error has occurred).
- The REMSTS.D0FLG, REMSTS.D1FLG, and REMSTS.SDFLG flags remain unchanged.
- The REMDAT0 to REMDAT7 registers remain unchanged.

18.3.6.3 Data '1' pattern detection

The data '1' pattern can be detected by setting the minimum width of the data '1' pattern in the D1PMIN register and the maximum width in the D1PMAX register.

The minimum and maximum widths of the data '1' pattern must be "1 < D1PMIN register value ≤ D1PMAX register value".

$$\text{Setting value } n = \frac{\text{Minimum width (maximum width) of data "1" pattern}}{\text{Operating clock cycle time}}$$

When not using the data '1' pattern, set the D1PMIN and D1PMAX registers to 00H.

Make sure that the setting value of the data '1' pattern is different from the setting values of the header, data '0', and special data patterns, and the setting ranges are not overlapped.

When the REMCON1.TYP[1:0] bits are 00B or 01B,

if the data '0' pattern or data '1' pattern is detected before the header pattern is detected, the following occur:

- The REMSTS.REFLG flag becomes 1 (an error has occurred).
- The REMSTS.D0FLG, REMSTS.D1FLG, and REMSTS.SDFLG flags remain unchanged.
- The REMDAT0 to REMDAT7 registers remain unchanged.

18.3.6.4 Special data pattern detection

The special data pattern can be detected by setting the minimum width of the special data pattern in the SDPMIN register and the maximum width in the SDPMAX register.

The minimum and maximum widths of the special data pattern must be "1 < SDPMIN register value ≤ SDPMAX register value".

$$\text{Setting value } n = \frac{\text{Minimum width (maximum width) of special data pattern}}{\text{Operating clock cycle time}}$$

When not using the special data pattern, set the SDPMIN and SDPMAX registers to 000H.

Make sure that the setting value of the special data pattern is different from the setting values of the header, data '0', and data '1' patterns, and the setting ranges are not overlapped.

When the REMCON1.TYP[1:0] bits are 00B or 01B,


if the special data pattern is detected before the header pattern is detected, the following occur:

- The REMSTS.REFLG flag becomes 1 (an error has occurred).
- The REMSTS.SDFLG flag remains unchanged.
- The REMDAT0 to REMDAT7 registers remain unchanged.

18.3.6.5 Examples of setting pattern setting registers

For the header, data '0', data '1', and special data pattern setting registers, make sure that the minimum to maximum values of each pattern are different, and the setting ranges do not overlap as shown in **Figure 18 - 31**.


Figure 18 - 31 Examples of Setting Pattern Setting Registers



18.3.6.6 Updating status flags upon pattern detection

The detected patterns can be confirmed by reading the following flags: header pattern match flag (REMSTS.HDFLG), data '0' pattern match flag (REMSTS.D0FLG), data '1' pattern match flag (REMSTS.D1FLG), and special data pattern match flag (REMSTS.SDFLG). These flags are cleared when a different pattern is detected. If a pattern other than the above patterns is detected, it is detected as an error pattern. This can be confirmed by reading the receive error flag (REMSTS.REFLG). This flag is cleared when the next frame is received. **Figure 18 - 32** shows an example of pattern detection and flag operation.

Figure 18 - 32 Example of Flag Operation



18.3.7 Pattern End

The timing when the REMSTS.DRFLG flag becomes 0 can be set.

When setting the REMPE register,


be sure to set that the REMPE value > HDPMAX, D0PMAX, D1PMAX, or SDPMAX value.

When the REMPE value $\leq$ HDPMAX, D0PMAX, D1PMAX, or SDPMAX value,

the value specified in the REMPE register is not used to set the timing when the REMSTS.DRFLG flag becomes 0. In this case, data reception is completed according to the largest value from among the setting values of the HDPMAX, D0PMAX, D1PMAX, and SDPMAX registers.

Figure 18 - 33 shows operation of the data reception complete flag for each pattern end setting.

Figure 18 - 33 Operation of Data Reception Complete Flag for Each Pattern End Setting



18.3.8 Receive Data Buffer

The receive data j register (REMDAT j) ($j = 0$ to 7) is an 8-byte (64-bit) buffer for storing received data. When data '0' pattern or data '1' pattern is detected, the detection result is sequentially stored starting from the REMDAT0.DAT0[0] bit as shown in **Figure 18 - 34**. The REMRBIT register is counted up at the same time, so the number of the current received bits can be checked by reading the REMRBIT register. See **Table 18 - 4** for the relationship between the number of received bits and the location where data is stored. The values of the REMDAT j and REMRBIT registers do not change even when the header pattern or special data pattern is received. If the REMDAT j or REMRBIT register is read while the data is being updated, the value read may be undefined.

Figure 18 - 34 Operation of Receive Data Buffer





Table 18 - 4 Relationship between Number of Received Bits and Location Where Data is Stored

Number of Received Bits	Location Where Data is Stored		Number of Received Bits	Location Where Data is Stored	
	Register Name	Bit Name		Register Name	Bit Name
1	REMDAT0	DAT0[0]	33	REMDAT4	DAT4[0]
2		DAT0[1]	34		DAT4[1]
3		DAT0[2]	35		DAT4[2]
4		DAT0[3]	36		DAT4[3]
5		DAT0[4]	37		DAT4[4]
6		DAT0[5]	38		DAT4[5]
7		DAT0[6]	39		DAT4[6]
8		DAT0[7]	40		DAT4[7]
9	REMDAT1	DAT1[0]	41	REMDAT5	DAT5[0]
10		DAT1[1]	42		DAT5[1]
11		DAT1[2]	43		DAT5[2]
12		DAT1[3]	44		DAT5[3]
13		DAT1[4]	45		DAT5[4]
14		DAT1[5]	46		DAT5[5]
15		DAT1[6]	47		DAT5[6]
16		DAT1[7]	48		DAT5[7]
17	REMDAT2	DAT2[0]	49	REMDAT6	DAT6[0]
18		DAT2[1]	50		DAT6[1]
19		DAT2[2]	51		DAT6[2]
20		DAT2[3]	52		DAT6[3]
21		DAT2[4]	53		DAT6[4]
22		DAT2[5]	54		DAT6[5]
23		DAT2[6]	55		DAT6[6]
24		DAT2[7]	56		DAT6[7]
25	REMDAT3	DAT3[0]	57	REMDAT7	DAT7[0]
26		DAT3[1]	58		DAT7[1]
27		DAT3[2]	59		DAT7[2]
28		DAT3[3]	60		DAT7[3]
29		DAT3[4]	61		DAT7[4]
30		DAT3[5]	62		DAT7[5]
31		DAT3[6]	63		DAT7[6]
32		DAT3[7]	64		DAT7[7]

Note When the data exceeds 64 bits, the REMDATj register is sequentially overwritten from the first bit.


When 0 is written to the REMDAT0.DAT0[0] bit, the values of the REMDAT0 to REMDAT7 registers become 00H after one to two cycles of the operating clock. **Figure 18 - 35** shows the REMDATj/REMRBIT register operation when 00H is written to the REMDAT0 register.

Figure 18 - 35 REMDATj/REMRBIT Register Operation (00H is Written to REMDAT0 Register)




When 0 is written to the REMRBIT.RBIT[0] bit, the value of the REMRBIT register becomes 00H after one to two cycles of the operating clock. When the REMCON1.TYP[1:0] bits are 00B or 01B, if the header pattern is detected during data reception, the value of the REMRBIT register is initialized to 00H and the received data is sequentially overwritten from the REMDAT0.DAT0[0] bit. **Figure 18 - 36** shows operation of header pattern detection during data reception.

Figure 18 - 36 Operation of Header Pattern Detection during Data Reception



When the data exceeds 64 bits, the buffer is sequentially overwritten from the first bit. **Figure 18 - 37** shows the REMRBIT register operation when the REMSTS.BFULFLG flag becomes 1.

Figure 18 - 37 REMRBIT Register Operation (REMSTS.BFULFLG Flag = 1)



18.3.9 Compare Function

The REMC has a function to compare the value of the REMCPD register with the value of the REMDAT1 and REMDAT0 registers. As a result of comparison, it can be detected that the first 1 to 16 bits of the remote control signal are the specific values. **Figure 18 - 38** shows the operation timing of the receive buffer and the compare function.


When using the compare function, set registers as shown below:

- Select bits to be compared by setting the REMCPC.CPN[3:0] bits (when the setting value is n, bits n to 0 are compared. n: 0 to 15).
- Set the compare data in the REMCPD register.

When the value of the REMRBIT register becomes the bit count specified by the REMCPC.CPN[3:0] bits, if the value of the REMDAT1 and REMDAT0 registers matches the value of the REMCPD register, the REMSTS.CPFLG flag becomes 1 (compare match).

When the value of the REMRBIT register matches the bit count specified by the REMCPC.CPN[3:0] bits during reception of 64 bits or more, even if the value of the REMDAT1 and REMDAT0 registers matches the value of the REMCPD register, the REMSTS.CPFLG flag does not become 1 (compare match).

Figure 18 - 38 Receive Buffer and Compare Function



18.3.10 Error Pattern Reception

When the error pattern is detected during data reception, subsequent operation differs depending on the setting of the REMCON0.EC bit.

Figure 18 - 39 shows operation of the REMDAT0 and REMRBIT registers when the REMCON0.EC bit is set to 0. If an error is detected while the REMCON0.EC bit is 0, the data when the error is detected is not captured, but data is captured when the data '0' pattern or data '1' pattern is detected later.

Figure 18 - 40 shows operation of the REMDAT0 and REMRBIT registers when the REMCON0.EC bit is set to 1. If an error is detected while the REMCON0.EC bit is 1, the values of the REMRBIT and REMDAT0 to REMDAT7 registers are not updated even when the data '0' pattern or data '1' pattern is detected later. Once the REMSTS.DRFLG flag is cleared and after data reception is completed, if data reception starts again, the REMSTS.REFLG flag is cleared and data is captured.

Figure 18 - 39 REMDAT0 and REMRBIT Registers Operation upon Error Detection (REMCN0.EC Bit = 0)





Figure 18 - 40 REMDAT0 and REMRBIT Registers Operation upon Error Detection (REMCON0.EC Bit = 1)




18.3.11 Storing Base Timer Value When Pattern is Detected

The measurement result register (REMTIM) holds the base timer value when any of the following patterns is detected. This register allows each pattern width to be measured. **Figure 18 - 41** shows an operation example of the measurement function.

- Header pattern
- Data '0' pattern
- Data '1' pattern
- Special data pattern
- Data pattern other than the above (receive error)

Figure 18 - 41 Operation Example of Measurement Function



18.3.12 Interrupts

The REMC generates the following interrupt requests: compare match, receive error, data reception complete, receive buffer full, header pattern match, data '0' pattern or data '1' pattern match, and special data pattern match interrupts. An interrupt request is output when the generation conditions for these interrupt requests and the generation conditions for the selected interrupt mode are met.

There are two interrupt modes, normal interrupt mode (OR condition) and sequential interrupt mode (AND condition), which can be selected by using the REMCON1.INTMD bit. In normal interrupt mode, if any of the interrupt generation conditions of sources whose interrupt enable bit of the REMINT register is set to 1 is met, an interrupt request signal (INTREMC) is generated. In sequential interrupt mode, if all the interrupt generation conditions of the sources (compare match, data reception complete, header pattern match, and special data pattern match) whose interrupt enable bit of the REMINT register is set to 1 are met, an interrupt (INTREMC) is generated.

Table 18 - 5 lists the interrupt sources of the REMC. Refer to **CHAPTER 21 INTERRUPT FUNCTIONS** for details on interrupt control.

Table 18 - 5 REMC Interrupt Sources

Interrupt source	Interrupt Request Generation Condition	Interrupt Status Flag	Interrupt Enable Bit
Compare match	When the REMSTS.CPFLG flag changes from 0 to 1	REMSTS.CPFLG	REMINT.CPINT
Receive error	When the REMSTS.REFLG flag changes from 0 to 1 (When a receive error is detected)	REMSTS.REFLG	REMINT.REINT
Completion of data reception	When the REMSTS.DRFLG flag changes from 1 to 0	REMSTS.DRFLG	REMINT.DRINT
Receive buffer full	When the REMSTS.BFULFLG flag changes from 0 to 1	REMSTS.BFULFLG	REMINT.BFULINT
Header pattern match	When the REMSTS.HDFLG flag changes from 0 to 1 (When the header pattern is detected)	REMSTS.HDFLG	REMINT.HDINT
Data '0' pattern or data '1' pattern match	- When the REMSTS.D0FLG flag changes from 0 to 1 (When the data '0' pattern is detected) - When the REMSTS.D1FLG flag changes from 0 to 1 (When the data '1' pattern is detected)	REMSTS.D0FLG, REMSTS.D1FLG	REMINT.DINT
Special data pattern match	When the REMSTS.SDFLG flag changes from 0 to 1 (When the special data pattern is detected)	REMSTS.SDFLG	REMINT.SDINT

18.3.13 SNOOZE Mode Function

In the SNOOZE mode, the REMC performs remote control data reception operation when detecting a change in the input level of the RIN0 pin. When the timer interrupt (INTTM06) is selected as the REMC operating clock, normally the REMC reception operation stops in STOP mode. However, using the SNOOZE mode enables remote control data reception without CPU operation upon detection of a change in the input level of the RIN0 pin.

The SNOOZE mode can only be used when the timer interrupt (INTTM06) is selected as the REMC operating clock. In this case, select a CPU/peripheral hardware clock that can operate in SNOOZE mode as the count clock for channel 6 of timer array unit 0.

When using the REMC in SNOOZE mode, make the following setting before switching to the STOP mode.

- Make initial settings of each register immediately before switching to STOP mode. To enable remote control data reception in SNOOZE mode, set the REMCON0.FIL bit to 1 (enables the digital filter) and set the REMSTC.DNFSL bit to 1 (fSXP is selected as a sampling clock).
- After the initial settings have been completed, set the REMSTC.SNZON bit to 1, and then set the REMCON1.EN bit to 1.
- The CPU shifts to the SNOOZE mode on detecting the valid edge of the RIN0 pin input following a transition to the STOP mode. When the timer interrupt (IMTTM06) is supplied as the REMC operating clock, the REMC starts reception.
- After returning to normal operation mode due to generation of an interrupt source specified in the REMINT register such as a compare match interrupt and header pattern match interrupt, set the SNZON bit to 0.

Caution **The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock (f_{IH}) or medium-speed on-chip oscillator clock (f_{IM}) is selected for the count clock for channel 6 of timer array unit 0.**

Remark When the low-speed peripheral clock (fSXP) is selected for the operating clock, remote control data reception operation is available even in STOP mode. The current consumption in STOP mode is large. Therefore, select a mode in accordance with your system.

Table 18 - 6 shows the relationship between the conditions for returning from SNOOZE mode to normal operation mode and interrupt modes.

Table 18 - 6 Interrupt Modes and Transition from SNOOZE Mode

	Normal interrupt mode	Sequential interrupt mode
Selectable interrupt sources	Header pattern match Compare match Completion of data reception Special data pattern match Data '0' pattern or data '1' pattern match Receive buffer full Receive error	Header pattern match Compare match Special data pattern match Completion of data reception Data '0' pattern or data '1' pattern match Receive buffer full Receive error
SNOOZE → Normal operation mode returning conditions	- Any of the following interrupts that are enabled in REMINT is generated. - Header pattern match - Compare match - Special data pattern match - Completion of data reception - Data '0' pattern or data '1' pattern match - Receive buffer full - Receive error	Either of the following conditions: - Among the following interrupt sources, all of those enabled in REMINT are generated. - Header pattern match - Compare match - Special data pattern match - Completion of data reception - Any of the following interrupts that are enabled in REMINT is generated. - Data '0' pattern or data '1' pattern match - Receive buffer full - Receive error
SNOOZE → STOP transition conditions	Data reception is completed while data reception complete interrupt is disabled, and none of the enabled interrupts are generated.	Data reception is completed while data reception complete interrupt is disabled, and not all the enabled interrupts are generated.

Figure 18 - 42 SNOOZE Mode Continued Operation in Response to a Compare Mismatch




Figure 18 - 43 Returning from SNOOZE Mode in Response to a Compare Match





Figure 18 - 44 Example of Flowchart for Setting up SNOOZE Mode



18.4 Points for Caution when the Remote Control Signal Receiver is to be Used

18.4.1 Register Access when Starting Operation of the Remote Control Signal Receiver

The REMCON1.EN bit controls starting/stopping of operation of the remote control signal receiver. The REMCON0.ENFLG flag indicates that the operation is enabled or disabled. After the REMCON1.EN bit is set to 1 (operation enabled), it takes up to zero to one cycle of the operating clock before the REMC circuit starts operating and the REMCON0.ENFLG flag becomes 1. During this period, do not access the REMC related registers (listed in **18.2.1** to **18.2.22**) except for the REMCON0.ENFLG flag.

18.4.2 Timing of Changing the Register Values

Change the following registers only when the REMCON1.EN bit and REMCON0.ENFLG flag are both 0 (REMC is stopped)

- REMCON0 register
- REMCON1 register (except for bits 0 to 2)
- REMINT register (except for bits 2 and 5)
- REMCPC register
- REMCPD register
- Pattern width setting registers for header, data '0', data '1', and special data patterns
- Pattern end setting register
- REMSTC register

When rewriting the REMCON1.TYP[1:0] bits while the REMCON1.EN bit or REMCON0.ENFLG flag is 1 (REMC is operating), change the values of these bits one bit at a time. If the REMCON1.TYP[1:0] bits are rewritten when the REMCON0.ENFLG flag changes, the signal captured into the remote control signal receiver may be undefined.

After 0 is written to bit 0 in the REMDAT0 or REMRBIT register or the REMSTS.BFULFLG flag, do not write 0 to the same bit again for two cycles of the operating clock. If 0 is written when the REMCON0.ENFLG flag changes, the values of the REMDATj and REMRBIT registers and the REMSTS.BFULFLG flag may be undefined.

18.4.3 RIN0 Input Control

If the REMCON0.FILSEL, FIL, or INV bit is rewritten, the signal captured into the remote control signal receiver is undefined for three cycles of the digital filter sampling clock.

18.4.4 Changing the Operating Clock

When the REMCON1.CSRC bit is rewritten, set the following registers again: REMCON0, REMCON1, REMINT, REMCPC, REMCPD, REMPE, and header, data '0', data '1', and special data pattern width setting registers.

18.4.5 Reading Registers

When the following registers are read while data changes, an undefined value may be read.


Flags in the REMCON0 and REMSTS registers (except for the REMSTS.DRFLG flag) and registers REMTIM, REMDAT0 to REMDAT7, and REMRBIT

Follow the procedures below to avoid reading an undefined value.

- Using an interrupt
Set the REMINT.DRINT bit to 1 (data reception complete interrupt enabled) and read the registers within the REMC interrupt routine.
- Polling by a program 1
Set the REMINT.DRINT bit to 1 (data reception complete interrupt enabled) and poll the REMCIF flag by a program.
Read the registers when the flag becomes 1 (interrupt request generated).
- Polling by a program 2
 - (1) Poll the REMSTS.DRFLG flag.
 - (2) When the REMSTS.DRFLG flag becomes 1, poll this flag until it becomes 0.
 - (3) Read the necessary content of the registers when the REMSTS.DRFLG flag becomes 0.

CHAPTER 19 DATA TRANSFER CONTROLLER (DTC)

The term “8 higher-order bits of the address” in this chapter indicates bits 15 to 8 of 20-bit address as shown below.



Unless otherwise specified, the 4 highest-order address bits all become 1 (values are of the form FxxxH).

19.1 Functions of DTC

The data transfer controller (DTC) transfers data between memories without using the CPU. The DTC is activated by a peripheral function interrupt and transfers data. The DTC and CPU use the same bus, and the DTC takes priority over the CPU in using the bus.

Table 19 - 1 lists the DTC Specifications.

Table 19 - 1 DTC Specifications (1/2)

Item		Specification
Activation sources		30 sources (30- and 32-pin products)/32 sources (36-pin products)/33 sources (40-pin products)/35 sources (44-pin products)/36 sources (48- and 52-pin products)/37 sources (64-pin products)/39 sources (80-, 100-, and 128-pin products)
Allocatable control data		24 sets
Address space available for use with DTC transfer	Address space	64 Kbytes (F0000H to FFFFFH), excluding general-purpose registers
	Source	Special function registers (SFRs), RAM area (excluding general-purpose registers ^{Note 1}), mirror area ^{Note 2} , data flash memory area ^{Note 2} , extended special function registers (2nd SFRs)
	Destination	Special function registers (SFRs), RAM area (excluding general-purpose registers), extended special function registers (2nd SFRs)
Maximum number of transfers	Normal mode	256 times
	Repeat mode	255 times
Maximum size of block to be transferred	Normal mode (8-bit transfer)	256 bytes
	Normal mode (16-bit transfer)	512 bytes
	Repeat mode	255 bytes
Unit of transfers		8 bits/16 bits
Transfer mode	Normal mode	Transfers end on completion of the transfer causing the DTCCTj register value to change from 1 to 0.
	Repeat mode	On completion of the transfer causing the DTCCTj register value to change from 1 to 0, the repeat area address is initialized and the DTRLdj register value is reloaded to the DTCCTj register to continue transfers.
Address control	Normal mode	Fixed or incremented
	Repeat mode	Addresses of the area not selected as the repeat area are fixed or incremented.
Priority of activation sources		Refer to Table 19 - 3 DTC Activation Sources and Vector Addresses .

Table 19 - 1 DTC Specifications (2/2)

Item		Specification
Interrupt request	Normal mode	When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed, the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer.
	Repeat mode	When the data transfer causing the DTCCTj register value to change from 1 to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the activation source interrupt request is generated for the CPU, and interrupt handling is performed on completion of the data transfer.
Transfer start		When bits DTCENi0 to DTCENi7 in the DTCENi registers are 1 (activation enabled), data transfer is started each time the corresponding DTC activation sources are generated.
Transfer stop	Normal mode	When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed.
	Repeat mode	When bits DTCENi0 to DTCENi7 are set to 0 (activation disabled). When the data transfer causing the DTCCTj register value to change from 1 to 0 is completed while the RPTINT bit is 1 (interrupt generation enabled).

Note 1. If the internal RAM is placed in standby mode or shutdown mode (RAMSDMD = 1) by the memory power reduction control register (PSMCR), the internal RAM cannot be set as a DTC transfer source or destination.


Note 2. In the HALT mode or SNOOZE mode, these areas cannot be set as the sources for DTC transfer since the flash memory is stopped. If the internal RAM is placed in standby mode or shutdown mode (RAMSDMD = 1) by the memory power reduction control register (PSMCR), the internal RAM cannot be set as a DTC transfer source or destination.

Remark i = 0 to 4, j = 0 to 23

19.2 Configuration of DTC

Figure 19 - 1 shows the DTC Block Diagram.

Figure 19 - 1 DTC Block Diagram



Remark $i = 0$ to 4

19.3 Registers to Control the DTC

The following registers are used to control the DTC.

- Peripheral enable register 1 (PER1)
- DTC activation enable register i (DTCENi) (i = 0 to 4)
- DTC base address register (DTCBAR)

The DTC control data are listed below.

DTC control data is allocated in the DTC control data area in RAM.

The DTCBAR register is used to set the 256-byte area, including the DTC control data area and the DTC vector table area where the start address for control data is stored.

- DTC control register j (DTCCRj) (j = 0 to 23)
- DTC block size register j (DTBLSj) (j = 0 to 23)
- DTC transfer count register j (DTCCTj) (j = 0 to 23)
- DTC transfer count reload register j (DTRLj) (j = 0 to 23)
- DTC source address register j (DTSARj) (j = 0 to 23)
- DTC destination address register j (DTDARj) (j = 0 to 23)


19.3.1 Allocation of DTC control data area and DTC vector table area

The DTCBAR register is used to set the 256-byte area where DTC control data and the vector table are allocated within the RAM area.

Figure 19 - 2 shows a Memory Map Example when the DTCBAR Register is Set to FBH.

In the 192-byte DTC control data area, the space not used by the DTC can be used as RAM.

Figure 19 - 2 Memory Map Example when the DTCBAR Register is Set to FBH



The areas where the DTC control data and vector table can be allocated differ depending on the product.

Caution 1. It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as the DTC control data area or DTC vector table area.

Caution 2. Make sure the stack area, the DTC control data area, and the DTC vector table area do not overlap.

Caution 3. The internal RAM area in the following products cannot be used as the DTC control data area or DTC vector table area when using the on-chip debugging trace function.

R7F100GxG (x = A, B, C, E, F, G, J, L, M, P): FC300H to FC6FFH

R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S): FA300H to FA6FFH

R7F100GxL, R7F100GxN (x = F, G, J, L, M, P, S): F4300H to F46FFH

19.3.2 Control data allocation

Control data is allocated beginning with each start address in the order: Registers DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj (j = 0 to 23).

The 8 higher-order bits for start addresses 0 to 23 are set by the DTCBAR register, and the 8 lower-order bits are separately set according to the vector table assigned to each activation source.

Figure 19 - 3 shows Control Data Allocation.

Caution 1. Change the data in registers DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, and DTDARj when the corresponding bit among bits DTCENi0 to DTCENi7 (i = 0 to 4) in the DTCENi register is set to 0 (activation disabled).

Caution 2. Do not access DTCCRj, DTBLSj, DTCCTj, DTRLDj, DTSARj, or DTDARj using a DTC transfer.

Figure 19 - 3 Control Data Allocation




Table 19 - 2 Start Addresses of Control Data

j	Address
11	Fxx98H
10	Fxx90H
9	Fxx88H
8	Fxx80H
7	Fxx78H
6	Fxx70H
5	Fxx68H
4	Fxx60H
3	Fxx58H
2	Fxx50H
1	Fxx48H
0	Fxx40H

j	Address
23	FxxF8H
22	FxxF0H
21	FxxE8H
20	FxxE0H
19	FxxD8H
18	FxxD0H
17	FxxC8H
16	FxxC0H
15	FxxB8H
14	FxxB0H
13	FxxA8H
12	FxxA0H

Remark xx: Value set in the DTCBAR register

19.3.3 Vector table

When the DTC is activated, one control data is selected according to the data read from the vector table which has been assigned to each activation source, and the selected control data is read from the DTC control data area.

Table 19 - 3 lists the DTC Activation Sources and Vector Addresses. A one byte of the vector table is assigned to each activation source, and data from 40H to F8H is stored in each area to select one of the 24 control data sets. The 8 higher-order bits for the vector address are set by the DTCBAR register, and 00H to 27H are allocated to the 8 lower-order bits corresponding to the activation source.

Caution Change the start address of the DTC control data area to be set in the vector table when the corresponding bit among bits DTCENi0 to DTCENi7 (i = 0 to 4) in the DTCENi register is set to 0 (activation disabled).

Figure 19 - 4 Start Addresses of Control Data and Vector Table




Table 19 - 3 DTC Activation Sources and Vector Addresses

DTC Activation Source (Interrupt Request Source)	Source No.	Vector Address	Priority
Reserved	0	Address set in the DTCBAR register + 00H	Highest ↑ ↓
INTP0	1	Address set in the DTCBAR register + 01H	
INTP1	2	Address set in the DTCBAR register + 02H	
INTP2	3	Address set in the DTCBAR register + 03H	
INTP3	4	Address set in the DTCBAR register + 04H	
INTP4	5	Address set in the DTCBAR register + 05H	
INTP5	6	Address set in the DTCBAR register + 06H	
INTP6 ^{Note 5}	7	Address set in the DTCBAR register + 07H	
INTP7 ^{Note 6}	8	Address set in the DTCBAR register + 08H	
Key input ^{Note 3}	9	Address set in the DTCBAR register + 09H	
A/D conversion end	10	Address set in the DTCBAR register + 0AH	
UART0 reception transfer end/CSI01 transfer end or buffer empty/IIC01 transfer end	11	Address set in the DTCBAR register + 0BH	
UART0 transmission transfer end/CSI00 transfer end or buffer empty/IIC00 transfer end	12	Address set in the DTCBAR register + 0CH	
UART1 reception transfer end/CSI11 transfer end or buffer empty/IIC11 transfer end	13	Address set in the DTCBAR register + 0DH	
UART1 transmission transfer end/CSI10 transfer end or buffer empty/IIC10 transfer end	14	Address set in the DTCBAR register + 0EH	
UART2 reception transfer end/CSI21 transfer end or buffer empty/IIC21 transfer end	15	Address set in the DTCBAR register + 0FH	
UART2 transmission transfer end/CSI20 transfer end or buffer empty/IIC20 transfer end	16	Address set in the DTCBAR register + 10H	
UART3 reception transfer end/CSI31 transfer end or buffer empty/IIC31 transfer end ^{Note 7}	17	Address set in the DTCBAR register + 11H	
UART3 transmission transfer end/CSI30 transfer end or buffer empty/IIC30 transfer end ^{Note 7}	18	Address set in the DTCBAR register + 12H	
UARTA0 reception transfer end ^{Note 2}	19	Address set in the DTCBAR register + 13H	
UARTA0 transmission transfer end/buffer empty ^{Note 2}	20	Address set in the DTCBAR register + 14H	
UARTA1 reception transfer end ^{Note 4}	21	Address set in the DTCBAR register + 15H	
UARTA1 transmission transfer end/buffer empty ^{Note 4}	22	Address set in the DTCBAR register + 16H	
End of channel 0 of timer array unit 0 count or capture	23	Address set in the DTCBAR register + 17H	
End of channel 1 of timer array unit 0 count or capture	24	Address set in the DTCBAR register + 18H	
End of channel 2 of timer array unit 0 count or capture	25	Address set in the DTCBAR register + 19H	
End of channel 3 of timer array unit 0 count or capture	26	Address set in the DTCBAR register + 1AH	
End of channel 4 of timer array unit 0 count or capture	27	Address set in the DTCBAR register + 1BH	
End of channel 5 of timer array unit 0 count or capture	28	Address set in the DTCBAR register + 1CH	
End of channel 6 of timer array unit 0 count or capture	29	Address set in the DTCBAR register + 1DH	
End of channel 7 of timer array unit 0 count or capture	30	Address set in the DTCBAR register + 1EH	
Fixed-cycle signal of realtime clock/alarm match detection	31	Address set in the DTCBAR register + 1FH	
Interval signal detection of 32-bit interval timer	32	Address set in the DTCBAR register + 20H	
Request to write to a configuration register of an individual channel of the capacitive sensing unit (CTSUSR)	33	Address set in the DTCBAR register + 21H	
Request to transfer data measured by the capacitive sensing unit (CTSURD)	34	Address set in the DTCBAR register + 22H	
Comparator detection 0	35	Address set in the DTCBAR register + 23H	
Comparator detection 1	36	Address set in the DTCBAR register + 24H	
Event output from the logic and event link controller	37	Address set in the DTCBAR register + 25H	
Event output from the SNOOZE mode sequencer	38	Address set in the DTCBAR register + 26H	
Voltage detection ^{Note 1}	39	Address set in the DTCBAR register + 27H	Lowest

Note 1. When bit 6 (LVD0SEL) of the option byte (000C1H) is set to 0 or when bit 7 (LVD1SEL) of the voltage detection level register (LVIS) is set to 0

Note 2. For 36- to 128-pin products only.

Note 3. For 40- to 128-pin products only.

Note 4. For 44- to 128-pin products only.

Note 5. For 48- to 128-pin products only.

Note 6. For 64- to 128-pin products only.

Note 7. For 80- to 128-pin products only.

19.3.4 Peripheral enable register 1 (PER1)

The PER1 register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

If the DTC is to be used, be sure to set bit 3 (DTCEN) to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 19 - 5 Format of Peripheral Enable Register 1 (PER1)

Address: F00FAH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER1	DACEN	SMSSEN	CMPEN	TML32EN	DTCEN	UTAEN	REMCEN	CTSUN
	DTCEN	Control of supply of an input clock to the DTC						
	0	Stops supply of an input clock. • The SFRs used by the DTC cannot be written.						
	1	Enables supply of an input clock. • The DTC can operate.						

Caution The functions mounted depend on the product. For details on the PER1 register, see CHAPTER 6 CLOCK GENERATOR.

19.3.5 DTC control register j (DTCCRj) (j = 0 to 23)

The DTCCRj register is used to control the DTC operating mode.

Figure 19 - 6 Format of DTC Control Register j (DTCCRj)

Address: Refer to **19.3.2 Control data allocation**.

After reset: Undefined

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
DTCCRj	0	SZ	RPTINT	CHNE	DAMOD	SAMOD	RPTSEL	MODE
SZ		Transfer data size selection						
0		8 bits						
1		16 bits						
RPTINT		Enabling/disabling repeat mode interrupts						
0		Interrupt generation disabled						
1		Interrupt generation enabled						
The setting of the RPTINT bit is invalid when the MODE bit is 0 (normal mode).								
CHNE		Enabling/disabling chain transfers						
0		Chain transfers disabled						
1		Chain transfers enabled						
Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).								
DAMOD		Transfer destination address control						
0		Fixed						
1		Incremented						
The setting of the DAMOD bit is invalid when the MODE bit is 1 (repeat mode) and the RPTSEL bit is 0 (transfer destination is the repeat area).								
SAMOD		Transfer source address control						
0		Fixed						
1		Incremented						
The setting of the SAMOD bit is invalid when the MODE bit is 1 (repeat mode) and the RPTSEL bit is 1 (transfer source is the repeat area).								
RPTSEL		Repeat area selection						
0		Transfer destination is the repeat area.						
1		Transfer source is the repeat area.						
The setting of the RPTSEL bit is invalid when the MODE bit is 0 (normal mode).								

MODE	Transfer mode selection
0	Normal mode
1	Repeat mode

Caution Do not access the DTCCRj register using a DTC transfer.

19.3.6 DTC block size register j (DTBLSj) (j = 0 to 23)

This register is used to set the block size of the data to be transferred by one activation.

Figure 19 - 7 Format of DTC Block Size Register j (DTBLSj)

Address: Refer to **19.3.2 Control data allocation**.

After reset: Undefined

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
DTBLSj	DTBLSj7	DTBLSj6	DTBLSj5	DTBLSj4	DTBLSj3	DTBLSj2	DTBLSj1	DTBLSj0

DTBLSj	Transfer Block Size	
	8-Bit Transfer	16-Bit Transfer
00H	256 bytes	512 bytes
01H	1 byte	2 bytes
02H	2 bytes	4 bytes
03H	3 bytes	6 bytes
•	•	•
•	•	•
•	•	•
FDH	253 bytes	506 bytes
FEH	254 bytes	508 bytes
FFH	255 bytes	510 bytes

Caution Do not access the DTBLSj register using a DTC transfer.

19.3.7 DTC transfer count register j (DTCCTj) (j = 0 to 23)

This register is used to set the number of DTC data transfers. The value is decremented by 1 each time DTC transfer is activated once.

Figure 19 - 8 Format of DTC Transfer Count Register j (DTCCTj)

Address: Refer to **19.3.2 Control data allocation**.

After reset: Undefined

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
DTCCTj	DTCCTj7	DTCCTj6	DTCCTj5	DTCCTj4	DTCCTj3	DTCCTj2	DTCCTj1	DTCCTj0

DTCCTj	Number of Transfers
00H	256 times
01H	Once
02H	2 times
03H	3 times
•	•
•	•
•	•
FDH	253 times
FEH	254 times
FFH	255 times

Caution Do not access the DTCCTj register using a DTC transfer.

19.3.8 DTC transfer count reload register j (DTRLDj) (j = 0 to 23)

This register is used to set the initial value of the transfer count register in repeat mode. Since the value of this register is reloaded to the DTCCT register in repeat mode, set the same value as the initial value of the DTCCT register.

Figure 19 - 9 Format of DTC Transfer Count Reload Register j (DTRLDj)

Address: Refer to **19.3.2 Control data allocation**.

After reset: Undefined

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
DTRLDj	DTRLDj7	DTRLDj6	DTRLDj5	DTRLDj4	DTRLDj3	DTRLDj2	DTRLDj1	DTRLDj0

Caution Do not access the DTRLDj register using a DTC transfer.

19.3.9 DTC source address register j (DTSARj) (j = 0 to 23)

This register is used to specify the transfer source address for data transfer.

When the SZ bit in the DTCCRj register is set to 1 (16-bit transfer), the lowest-order bit is ignored and the address is handled as an even address.

Figure 19 - 10 Format of DTC Source Address Register j (DTSARj)

Address: Refer to **19.3.2 Control data allocation**.

After reset: Undefined

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
DTSARj	DTSARj15	DTSARj14	DTSARj13	DTSARj12	DTSARj11	DTSARj10	DTSARj9	DTSARj8
	7	6	5	4	3	2	1	0
	DTSARj7	DTSARj6	DTSARj5	DTSARj4	DTSARj3	DTSARj2	DTSARj1	DTSARj0

Caution 1. Do not set the general-purpose register (FFEE0H to FFEFFH) space to the transfer source address.

Caution 2. Do not access the DTSARj register using a DTC transfer.

19.3.10 DTC destination address register j (DTDARj) (j = 0 to 23)

This register is used to specify the transfer destination address for data transfer.

When the SZ bit in the DTCCRj register is set to 1 (16-bit transfer), the lowest-order bit is ignored and the address is handled as an even address.

Figure 19 - 11 Format of DTC Destination Address Register j (DTDARj)

Address: Refer to **19.3.2 Control data allocation**.

After reset: Undefined

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
DTDARj	DTDARj15	DTDARj14	DTDARj13	DTDARj12	DTDARj11	DTDARj10	DTDARj9	DTDARj8
	7	6	5	4	3	2	1	0
	DTDARj7	DTDARj6	DTDARj5	DTDARj4	DTDARj3	DTDARj2	DTDARj1	DTDARj0

Caution 1. Do not set the general-purpose register (FFEE0H to FFEFFH) space to the transfer destination address.

Caution 2. Do not access the DTDARj register using a DTC transfer.

19.3.11 DTC activation enable register i (DTCENi) (i = 0 to 4)

This is an 8-bit register which enables or disables DTC activation by interrupt sources.

Table 19 - 4 lists the Correspondences between interrupt Sources and Bits DTCENi0 to DTCENi7.

The DTCENi register can be set by a 1-bit or 8-bit memory manipulation instruction.

Caution 1. Modify bits DTCENi0 to DTCENi7 if an activation source corresponding to the bit has not been generated.

Caution 2. Do not access the DTCENi register using a DTC transfer.

Caution 3. The assigned functions differ depending on the product. For the bits to which no function is assigned, be sure to set their values to 0.

Figure 19 - 12 Format of DTC Activation Enable Register i (DTCENi) (i = 0 to 4)

Address: F02E8H (DTCEN0), F02E9H (DTCEN1), F02EAH (DTCEN2), F02EBH (DTCEN3), F02ECH (DTCEN4)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
DTCENi	DTCENi7	DTCENi6	DTCENi5	DTCENi4	DTCENi3	DTCENi2	DTCENi1	DTCENi0

DTCENi7	DTC activation enable i7
0	Activation disabled
1	Activation enabled
The DTCENi7 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.	

DTCENi6	DTC activation enable i6
0	Activation disabled
1	Activation enabled
The DTCENi6 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.	

DTCENi5	DTC activation enable i5
0	Activation disabled
1	Activation enabled
The DTCENi5 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.	

DTCENi4	DTC activation enable i4
0	Activation disabled
1	Activation enabled
The DTCENi4 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.	

DTCENi3	DTC activation enable i3
0	Activation disabled
1	Activation enabled
The DTCENi3 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.	

DTCENi2	DTC activation enable i2
0	Activation disabled
1	Activation enabled
The DTCENi2 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.	

DTCENi1	DTC activation enable i1
0	Activation disabled
1	Activation enabled
The DTCENi1 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.	

DTCENi0	DTC activation enable i0
0	Activation disabled
1	Activation enabled
The DTCENi0 bit is set to 0 (activation disabled) by a condition for generating a transfer end interrupt.	

Table 19 - 4 Correspondences between Interrupt Sources and Bits DTCENi0 to DTCENi7

Register	DTCENi7 Bit	DTCENi6 Bit	DTCENi5 Bit	DTCENi4 Bit	DTCENi3 Bit	DTCENi2 Bit	DTCENi1 Bit	DTCENi0 Bit
DTCEN0	Reserved	INTP0	INTP1	INTP2	INTP3	INTP4	INTP5	INTP6 ^{Note 5}
DTCEN1	INTP7 ^{Note 6}	Key input ^{Note 3}	A/D conversion end	UART0 reception transfer end/CSI01 transfer end or buffer empty/IIC01 transfer end	UART0 transmission transfer end/CSI00 transfer end or buffer empty/IIC00 transfer end	UART1 reception transfer end/CSI11 transfer end or buffer empty/IIC11 transfer end	UART1 transmission transfer end/CSI10 transfer end or buffer empty/IIC10 transfer end	UART2 reception transfer end/CSI21 transfer end or buffer empty/IIC21 transfer end
DTCEN2	UART2 transmission transfer end/CSI20 transfer end or buffer empty/IIC20 transfer end	UART3 reception transfer end/CSI31 transfer end or buffer empty/IIC31 transfer end ^{Note 7}	UART3 transmission transfer end/CSI30 transfer end or buffer empty/IIC30 transfer end ^{Note 7}	UARTA0 reception transfer end ^{Note 2}	UARTA0 transmission transfer end/buffer empty ^{Note 2}	UARTA1 reception transfer end ^{Note 4}	UARTA1 transmission transfer end/buffer empty ^{Note 4}	End of channel 0 of timer array unit 0 count or capture
DTCEN3	End of channel 1 of timer array unit 0 count or capture	End of channel 2 of timer array unit 0 count or capture	End of channel 3 of timer array unit 0 count or capture	End of channel 4 of timer array unit 0 count or capture	End of channel 5 of timer array unit 0 count or capture	End of channel 6 of timer array unit 0 count or capture	End of channel 7 of timer array unit 0 count or capture	Fixed-cycle signal of real-time clock/alarm match detection
DTCEN4	Interval signal detection of 32-bit interval timer	Request to write to a configuration register of an individual channel of the capacitive sensing unit	Request to transfer data measured by the capacitive sensing unit	Comparator detection 0	Comparator detection 1	Event output from the logic and event link controller	Event output from the SNOOZE mode sequencer	Voltage detection ^{Note 1}

Note 1. When bit 6 (LVD0SEL) of the option byte (000C1H) is set to 0 or when bit 7 (LVD1SEL) of the voltage detection level register (LVIS) is set to 0

Note 2. For 36- to 128-pin products only.

Note 3. For 40- to 128-pin products only.

Note 4. For 44- to 128-pin products only.

Note 5. For 48- to 128-pin products only.

Note 6. For 64- to 128-pin products only.

Note 7. For 80- to 128-pin products only.

Caution For the bits to which no function is assigned, be sure to set their values to 0.

Remark i = 0 to 4

19.3.12 DTC base address register (DTCBAR)

This is an 8-bit register used to set the following addresses: the vector address where the start address of the DTC control data area is stored and the address of the DTC control data area. The value of the DTCBAR register is handled as the 8 higher-order bits to generate a 16-bit address.

The DTCBAR register can be set by an 8-bit memory manipulation instruction.

Caution 1. Change the DTCBAR register value with all DTC activation sources set to activation disabled.

Caution 2. Do not rewrite the DTCBAR register more than once.

Caution 3. Do not access the DTCBAR register using a DTC transfer.

Caution 4. For the allocation of the DTC control data area and the DTC vector table area, refer to the cautions in 19.3.1 Allocation of DTC control data area and DTC vector table area.

Figure 19 - 13 Format of the DTC Base Address Register (DTCBAR)

Address: F02E0H

After reset: FDH

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
DTCBAR	DTCBAR7	DTCBAR6	DTCBAR5	DTCBAR4	DTCBAR3	DTCBAR2	DTCBAR1	DTCBAR0

19.4 DTC Operation

When the DTC is activated, the DTC reads control data from the DTC control data area, proceeds with data transfer according to the control data, and writes back the control data after data transfer to the DTC control data area. Twenty-four sets of control data can be stored in the DTC control data area, which allows 24 types of data transfers to be performed.

There are two transfer modes (normal mode and repeat mode) and two transfer sizes (8-bit transfer and 16-bit transfer). When the CHNE bit in the DTCCRj (j = 0 to 23) register is set to 1 (chain transfers enabled), multiple control data is read and data transfers are continuously performed by one activation source (chain transfers).

A transfer source address is specified by the 16-bit register DTSARj, and a transfer destination address is specified by the 16-bit register DTDARj. The values in registers DTSARj and DTDARj are separately incremented or fixed according to the control data after the data transfer.

19.4.1 Activation sources


The DTC is activated by an interrupt signal from the peripheral functions. The interrupt signals to activate the DTC are selected with the DTCENi (i = 0 to 4) register.

The DTC sets the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi register to 0 (activation disabled) during operation when the setting of data transfer (the first transfer in chain transfers) is either of the following:

- A transfer that causes the DTCCTj (j = 0 to 23) register value to change to 0 in normal mode
- A transfer that causes the DTCCTj register value to change to 0 while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled) in repeat mode

Figure 19 - 14 shows DTC Internal Operation Flowchart.

Figure 19 - 14 DTC Internal Operation Flowchart



Note 0 is not written to the bit among bits DTCENi0 to DTCENi7 for data transfers activated by the setting to enable chain transfers (the CHNE bit is 1). Also, no interrupt request is generated.

19.4.2 Normal mode

One to 256 bytes of data are transferred by one activation during 8-bit transfer and 2 to 512 bytes during 16-bit transfer. The number of transfers can be 1 to 256 times. When the data transfer causing the DTCCTj (j = 0 to 23) register value to change to 0 is performed, the DTC generates an interrupt request corresponding to the activation source to the interrupt controller during DTC operation, and sets the corresponding bit among bits DTCENi0 to DTCENi7 (i = 0 to 4) in the DTCENi register to 0 (activation disabled).

Table 19 - 5 shows Register Functions in Normal Mode. **Figure 19 - 15** shows Data Transfers in Normal Mode.


Table 19 - 5 Register Functions in Normal Mode

Register Name	Symbol	Function
DTC block size register j	DTBLSj	Size of the data block to be transferred by one activation
DTC transfer count register j	DTCCTj	Number of data transfers
DTC transfer count reload register j	DTRLDj	Not used ^{Note}
DTC source address register j	DTSARj	Data transfer source address
DTC destination address register j	DTDARj	Data transfer destination address

Note Initialize this register to 00H when parity error resets are enabled (RPERDIS = 0) using the RAM parity error detection function.

Remark j = 0 to 23

Figure 19 - 15 Data Transfers in Normal Mode




(1) Example 1 of using normal mode: Consecutively capturing A/D conversion results

The DTC is activated by an A/D conversion end interrupt and the value of the A/D conversion result register is transferred to RAM.

- The vector address is FFB0AH and control data is allocated at FFBA0H to FFBA7H.
- Transfers 2-byte data of the A/D conversion result register (FFF1EH, FFF1FH) to 80 bytes of FFD80H to FFDCFH of RAM 40 times.

Figure 19 - 16 Example 1 of Using Normal Mode: Consecutively Capturing A/D Conversion Results




The value of the DTRL12 register is not used because of normal mode, but initialize the register to 00H when parity error resets are enabled (RPERDIS = 0) using the RAM parity error detection function.

(2) Example 2 of using normal mode: UART0 consecutive transmission

The DTC is activated by a UART0 transmit buffer empty interrupt and the value of RAM is transferred to the UART0 transmit buffer.

- The vector address is FFB0CH and control data is allocated at FFBC8H to FFBCFH.
- Transfers 8 bytes of data at addresses from FFCF8H to FFCFFH of RAM to the UART0 transmit buffer (FFF10H).

Figure 19 - 17 Example 2 of Using Normal Mode: UART0 Consecutive Transmission



The value of the DTRLD17 register is not used because of normal mode, but initialize the register to 00H when parity error resets are enabled (`RPERDIS = 0`) using the RAM parity error detection function.

Start the first UART0 transmission by software. The second and subsequent transmissions proceed automatically by using transmit buffer empty interrupts to activate the DTC.

19.4.3 Repeat mode

One to 255 bytes of data are transferred by one activation. Either of the transfer source or destination should be specified as the repeat area. The number of transfers can be 1 to 255 times. On completion of the specified number of transfers, the DTCCTj (i = 0 to 23) register and the address specified for the repeat area are initialized to continue transfers. When the data transfer causing the DTCCTj register value to change to 0 is performed while the RPTINT bit in the DTCCRj register is 1 (interrupt generation enabled), the DTC generates an interrupt request corresponding to the activation source to the interrupt controller during DTC operation, and sets the corresponding bit among bits DTCENi0 to DTCENi7 (i = 0 to 4) in the DTCENi register to 0 (activation disabled). When the RPTINT bit in the DTCCRj register is 0 (interrupt generation disabled), no interrupt request is generated even if the data transfer causing the DTCCTj register value to change to 0 is performed. Also, bits DTCENi0 to DTCENi7 are not set to 0.


Table 19 - 6 lists Register Functions in Repeat Mode. **Figure 19 - 18** shows Data Transfers in Repeat Mode.

Table 19 - 6 Register Functions in Repeat Mode

Register Name	Symbol	Function
DTC block size register j	DTBLSj	Size of the data block to be transferred by one activation
DTC transfer count register j	DTCCTj	Number of data transfers
DTC transfer count reload register j	DTRLDj	This register value is reloaded to the DTCCT register (the number of transfers is initialized).
DTC source address register j	DTSARj	Data transfer source address
DTC destination address register j	DTDARj	Data transfer destination address

Remark j = 0 to 23

Figure 19 - 18 Data Transfers in Repeat Mode



Caution 1. When repeat mode is used, the 8 lower-order bits of the initial value for the repeat area address must be 00H.


Caution 2. When repeat mode is used, the data size of the repeat area must be set to 255 bytes or less.

(1) Example 1 of using repeat mode: Outputting stepping motor control pulses using port pins

The DTC is activated using the interval timer function of channel 0 of timer array unit 0, and the patterns of the motor control pulse stored in the code flash memory are transferred to the general-purpose port pins.

- The vector address is FFC14H and control data is allocated at FFCD0H to FFCD7H.
- Transfers 8-byte data at addresses from 02000H to 02007H of the code flash memory from the mirror area (F2000H to F2007H) to port register 1 (FFF01H).
- A repeat mode interrupt is disabled.

Figure 19 - 19 Example 1 of Using Repeat Mode: Outputting Stepping Motor Control Pulses Using Port Pins



To stop the output, stop the timer first and then clear DTCEN24.


(2) Example 2 of using repeat mode: Outputting a sine wave using the 8-bit D/A converter

The DTC is activated using an interrupt of the interval timer function of channel 0 of timer array unit 1, and the table of the sine wave stored in the data flash memory is transferred to the 8-bit D/A conversion value setting register 0 (F0330H).

The timer interval time is set to the D/A output setup time.

- The vector address is FFC17H and control data is allocated at FFCDBH to FFCDFH.
- Transfers 255-byte data at addresses from F1200H to F12FEH of the data flash memory to the D/A conversion value setting register 0 (F0330H).
- A repeat mode interrupt is disabled.

Figure 19 - 20 Example 2 of Using Repeat Mode: Outputting a Sine Wave Using the 8-bit D/A Converter



To stop the output, stop the timer first and then clear DTCEN20.

Caution Timer array unit 1 is provided in 80- to 128-pin products.

19.4.4 Chain transfers

When the CHNE bit in the DTCCRj (j = 0 to 22) register is 1 (chain transfers enabled), multiple data transfers can be continuously performed by one activation source.


When the DTC is activated, one control data is selected according to the data read from the vector address corresponding to the activation source, and the selected control data is read from the DTC control data area.

When the CHNE bit for the control data is 1 (chain transfers enabled), the next control data immediately following the current control data is read to continue a transfer after the current transfer is completed. This operation is repeated until the data transfer with the control data for which the CHNE bit is 0 (chain transfers disabled) is completed.

When chain transfers are performed using multiple control data, the number of transfers set for the first control data is enabled, and the number of transfers set for the second and subsequent control data to be processed will be invalid.

Figure 19 - 21 shows Data Transfers during Chain Transfers.

Figure 19 - 21 Data Transfers during Chain Transfers




Note 1. Set the CHNE bit in the DTCCR23 register to 0 (chain transfers disabled).

Note 2. During chain transfers, bits DTCENi0 to DTCENi7 (i = 0 to 4) in the DTCENi register are not set to 0 (activation disabled) for the second and subsequent transfers. Also, no interrupt request is generated.

- (1) Example of using chain transfers: Consecutively capturing A/D conversion results and UART0 transmission
- The DTC is activated by an A/D conversion end interrupt and A/D conversion results are transferred to RAM, and then transmitted using the UART0.
- The vector address is FFB0AH.
 - The control data for capturing A/D conversion results is allocated at FFBA0H to FFBA7H.
 - The control data for UART0 transmission is allocated at FFBA8H to FFBAFH.
 - Transfers 2-byte data of the A/D conversion result register (FFF1FH, FFF1EH) to FFD80H to FFDCEH of RAM, and transfers the 1 higher-order byte (FFF1FH) of the A/D conversion result register to the UART transmit buffer (FFF10H).

Figure 19 - 22 Example of Using Chain Transfers: Consecutively Capturing A/D Conversion Results and UART0 Transmission



19.5 Points for Caution when the DTC is to be Used

19.5.1 Setting DTC control data and vector table

- Do not access the DTC extended special function registers (2nd SFRs), the DTC control data area, the DTC vector table area, or the general-purpose register (FFEE0H to FFEFFH) space using a DTC transfer.
- Modify the DTC base address register (DTCBAR) while all DTC activation sources are set to activation disabled.
- Do not rewrite the DTC base address register (DTCBAR) twice or more.
- Modify the data of the DTCCRj, DTBLSj, DTCCTj, DTRLdj, DTSARj, or DTDARj register when the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi (i = 0 to 4) register is 0 (activation disabled).
- Modify the start address of the DTC control data area to be set in the vector table when the corresponding bit among bits DTCENi0 to DTCENi7 in the DTCENi (i = 0 to 4) register is 0 (activation disabled).

19.5.2 Allocation of DTC control data area and DTC vector table area

The areas where the DTC control data and vector table can be allocated differ depending on the product and usage conditions.

- It is prohibited to use the general-purpose register (FFEE0H to FFEFFH) space as the DTC control data area or DTC vector table area.
- Make sure the stack area, the DTC control data area, and the DTC vector table area do not overlap.
- The internal RAM area in the following products cannot be used as the DTC control data area or DTC vector table area when using the on-chip debugging trace function.
 - R7F100GxG (x = A, B, C, E, F, G, J, L, M, P): FC300H to FC6FFH
 - R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S): FA300H to FA6FFH
 - R7F100GxL, R7F100GxN (x = F, G, J, L, M, P, S): F4300H to F46FFH
- Initialize the DTRLd register to 00H even in normal mode when parity error resets are enabled (RPERDIS = 0) using the RAM parity error detection function.
- If the internal RAM is placed in standby mode or shutdown mode (RAMSDMD = 1) by the memory power reduction control register (PSMCR), the internal RAM cannot be used as the DTC control data area or DTC vector table area.
- The area where debug monitor programs are allocated when using the on-chip debugging function cannot be used as the DTC control data area or DTC vector table area. For details, see **34.4 Allocation of Memory Spaces to User Resources**.

19.5.3 DTC pending instruction

Even if a DTC transfer request is generated, DTC transfer is held pending immediately after the following instructions. Also, the DTC is not activated between PREFIX instruction code and the instruction immediately after that code.

- Call/return instruction
- Unconditional branch instruction
- Conditional branch instruction
- Read access instruction for code flash memory
- Bit manipulation instructions for IFxx, MKxx, PRxx, and PSW, and an 8-bit manipulation instruction that has the ES register as operand
- Instruction for accessing the data flash memory
- Multiply/divide/multiply & accumulate instruction (excluding MULU)

Caution 1. When a DTC transfer request is acknowledged, all interrupt requests are held pending until DTC transfer is completed.

Caution 2. While the DTC is held pending by the DTC pending instruction, all interrupt requests are held pending.

19.5.4 Operation when accessing data flash memory space

When accessing the data flash space after an instruction execution from the start of DTC data transfer, a wait of three clock cycles will be inserted to the next instruction.

Instruction 1

DTC data transfer

Instruction 2 ← The wait of three clock cycles occurs.

MOV A, ! Data Flash space

19.5.5 Number of DTC execution clock cycles

Table 19 - 7 lists the Operations following DTC Activation and Required Number of Cycles for each operation.

Table 19 - 7 Operations following DTC Activation and Required Number of Cycles

Vector Read	Control Data		Data read	Data Write
	Read	Write-back		
1	4	Note 1	Note 2	Note 2

Note 1. For the number of clock cycles required for control data write-back, refer to **Table 19 - 8 Number of Clock Cycles Required for Control Data Write-Back Operation**.

Note 2. For the number of clock cycles required for data read/write, refer to **Table 19 - 9 Number of Clock Cycles Required for One Data Read/Write Operation**.

Table 19 - 8 Number of Clock Cycles Required for Control Data Write-Back Operation

DTCCR Register Setting				Address Setting		Control Register to be Written Back				Number of Clock Cycles
DAMOD	SAMOD	RPTSEL	MODE	Source	Destination	DTCCTj Register	DTRLDj Register	DTSARj Register	DTDARj Register	
0	0	X	0	Fixed	Fixed	Written back	Written back	Not written back	Not written back	1
0	1	X	0	Incremented	Fixed	Written back	Written back	Written back	Not written back	2
1	0	X	0	Fixed	Incremented	Written back	Written back	Not written back	Written back	2
1	1	X	0	Incremented	Incremented	Written back	Written back	Written back	Written back	3
0	X	1	1	Repeat area	Fixed	Written back	Written back	Written back	Not written back	2
1	X	1	1		Incremented	Written back	Written back	Written back	Written back	3
X	0	0	1	Fixed	Repeat area	Written back	Written back	Not written back	Written back	2
X	1	0	1	Incremented		Written back	Written back	Written back	Written back	3

Remark j = 0 to 23; X: 0 or 1

Table 19 - 9 Number of Clock Cycles Required for One Data Read/Write Operation

Operation	RAM	Code Flash Memory	Data Flash Memory	Special function register (SFR)	Extended special function register (2nd SFR)	
					No Wait State	Wait States
Data read	1	2	4	1	1	1 + number of wait cycles ^{Note}
Data write	1	—	—	1	1	1 + number of wait cycles ^{Note}

Note The number of wait cycles differs depending on the specifications of the register to be accessed in the extended special function register (2nd SFR) area.

19.5.6 DTC response time

Table 19 - 10 lists the DTC Response Time. The DTC response time is the time from when the DTC activation source is detected until DTC transfer starts. It does not include the number of DTC execution clock cycles.

Table 19 - 10 DTC Response Time

	Minimum Time	Maximum Time
Response Time	3 cycles	19 cycles

Note that the response from the DTC may be further delayed under the following cases. The number of delayed clock cycles differs depending on the condition.

- When executing an instruction from the internal RAM
Maximum response time: 20 cycles
- When executing a DTC pending instruction (refer to **19.5.3 DTC pending instruction**)
Maximum response time: Maximum response time for each condition + execution clock cycles for the instruction to be held pending under the condition.
- When accessing the TRJ0 register that a wait occurs
Maximum response time: Maximum response time for each condition + 1 cycle

Remark 1 cycle: 1/fCLK (fCLK: CPU/peripheral hardware clock)

19.5.7 DTC activation sources

- After inputting a DTC activation source, do not input the same activation source again until DTC transfer is completed.
- While a DTC activation source is generated, do not manipulate the DTC activation enable bit corresponding to the source.
- If DTC activation sources conflict, their priority levels are determined in order to select the source for activation when the CPU acknowledges the DTC transfer. For details on the priority levels of activation sources, refer to **19.3.3 Vector table**.
- When DTC activation is enabled under either of the following conditions, a DTC transfer is started and an interrupt is generated after completion of the transfer. Therefore, check the monitor flag (CnMON) of the comparator before enabling DTC activation as required (n = 0, 1).
 - The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the rising edge for the comparator (CnEPO = 0), and IVCMP > comparator n reference voltage^{Note}
 - The comparator is set to an interrupt request on one-edge detection (CnEDG = 0), an interrupt request at the falling edge for the comparator (CnEPO = 1), and IVCMP < comparator n reference voltage^{Note}

Note n = 0: IVREF0 or internal reference voltage
n = 1: IVREF1 or D/A converter output 0

19.5.8 Operation in standby mode

Status	DTC Operation
HALT mode	Operable ^{Note 1}
STOP mode	DTC activation sources can be accepted ^{Note 3}
SNOOZE mode	Operable ^{Notes 2, 4, 5, 6}

Note 1. When the subsystem clock is selected as fCLK, operation is disabled if the RTCLPC bit of the OSMC register is 1.

Note 2. The SNOOZE mode can only be specified when the high-speed on-chip oscillator clock or middle-speed on-chip oscillator clock is selected as fCLK.

Note 3. In the STOP mode, detecting a DTC activation source enables transition to SNOOZE mode and DTC transfer. After completion of transfer, the chip returns to the STOP mode. However, since the code flash memory and the data flash memory are stopped during the SNOOZE mode, the flash memory cannot be set as the transfer source.

Note 4. When a transfer end interrupt from the CSIp in SNOOZE mode is being used as the DTC activation source, use the transfer end interrupt to release the chip from the SNOOZE mode and start processing by the CPU after completion of DTC transfer, or use a chain transfer to make the settings for reception by the CSIp (writing 1 to the STm0 bit, writing 0 to the SWCm bit, setting the SSCm register, and writing 1 to the SSm0 bit) again.

Note 5. When a transfer end interrupt from the UARTq in SNOOZE mode is being used as the DTC activation source, use the transfer end interrupt to release the chip from the SNOOZE mode and start processing by the CPU after completion of DTC transfer, or use a chain transfer to make the settings for reception by the UARTq (writing 1 to the STm1 bit, writing 0 to the SWCm bit, setting the SSCm register, and writing 1 to the SSm1 bit) again.

Note 6. When an A/D conversion end interrupt from the A/D converter in SNOOZE mode is being used as the DTC activation source, use the A/D conversion end interrupt to release the chip from the SNOOZE mode and start processing by the CPU after completion of DTC transfer, or use a chain transfer to make the settings for the SNOOZE mode function of the A/D converter (writing 1 to the AWC bit after having written 0 to it) again.

Caution If the internal RAM is placed in standby mode or shutdown mode (RAMSDMD = 1) by the memory power reduction control register (PSMCR), the internal RAM cannot be set as a DTC transfer source or destination.

Remark 30- to 64-pin products: p = 00; m = 0
80- to 128-pin products: p = 00, 20; m = 0, 1

CHAPTER 20 LOGIC AND EVENT LINK CONTROLLER (ELCL)

20.1 Functions of ELCL

The logic and event link controller (ELCL) links signals output by peripheral functions to other specified peripheral functions through internal logic cell blocks, allowing direct communications between peripheral functions without CPU intervention. The ELCL has the following functions.

- Eight event signals selected from among up to 99 signals from peripheral functions can be linked to specified peripheral functions without CPU intervention. The destinations for connection of these eight signals are selected from among up to 29 event input terminals of the specified peripheral functions.
- Event signals from peripheral functions can be input to logic cells (including AND, OR, and EX-OR circuits) to change the link conditions.
- Event signals from peripheral functions can also be input to selectors to specify conditions for activating the selected peripheral functions.
- Event signals from peripheral functions can also be input to flip-flops to link the signals to the selected peripheral functions in synchronization with a selected clock.

20.2 Configuration of ELCL

Figure 20 - 1 shows a block diagram of the ELCL.

Figure 20 - 1 Block Diagram of ELCL




Figure 20 - 2 Block Diagram of Logic Cell Block L1




Figure 20 - 3 Block Diagram of Logic Cell Block L2




Table 20 - 1 and **Table 20 - 2** list the connections in logic cell block L1. The signals to be input to logic cell block L1 are selectable from among the event-output peripheral functions specified in the input signal select registers n (ELISELn) (n = 0 to 11). The event link L1 signal select registers n (ELL1SELn) (n = 0 to 6) can be used to specify the signal to be input to signal selection block n (n = 0 to 6) of event link L1. The event link L1 output select registers n (ELL1LNKn) (n = 0 to 6) can be used to specify the destinations of the signals to be output from the given block. The ELL1CTL register can be used to select the connections to logic cells and enable or stop flip-flops. The signals output from logic cell block L1 can be used as inputs to event-receiving peripheral functions or as inputs to logic cell block L2.

Table 20 - 1 Connections in Logic Cell Block L1 (1)

Signal selection block n of event link L1	Input Signal	Destination of the signal to be output from signal selection block n of event link L1
Signal selection block 0 of event link L1 Note 1	- Signals selected by the ELISEL0 to ELISEL11 registers - Use the ELL1SEL0 register to select one signal to be input to logic cell block L1 from among the signals selectable by the above registers.	- Logic cell 0 (input 0 or input 1) - Logic cell 1 (input 0 or input 1) - Selector (selection, input 0 or input 1) - Flip-flop 0 (input) - Flip-flop 1 (input) - Use the ELL1LNK0 register to select one of the above destinations.
Signal selection block 1 of event link L1 Note 1	- Signals selected by the ELISEL0 to ELISEL11 registers - Use the ELL1SEL1 register to select one signal to be input to logic cell block L1 from among the signals selectable by the above registers.	- Logic cell 0 (input 0 or input 1) - Logic cell 1 (input 0 or input 1) - Selector (selection, input 0 or input 1) - Flip-flop 0 (input) - Flip-flop 1 (input) - Use the ELL1LNK1 register to select one of the above destinations.
Signal selection block 2 of event link L1 Note 1	- Signals selected by the ELISEL0 to ELISEL11 registers - Use the ELL1SEL2 register to select one signal to be input to logic cell block L1 from among the signals selectable by the above registers.	- Logic cell 0 (input 0 or input 1) - Logic cell 1 (input 0 or input 1) - Selector (selection, input 0 or input 1) - Flip-flop 0 (input) - Flip-flop 1 (input) - Use the ELL1LNK2 register to select one of the above destinations.
Signal selection block 3 of event link L1 Note 1	- Signals selected by the ELISEL0 to ELISEL11 registers - Use the ELL1SEL3 register to select one signal to be input to logic cell block L1 from among the signals selectable by the above registers.	- Logic cell 0 (input 0 or input 1) - Logic cell 1 (input 0 or input 1) - Selector (selection, input 0 or input 1) - Flip-flop 0 (input) - Flip-flop 1 (input) - Use the ELL1LNK3 register to select one of the above destinations.
Signal selection block 4 of event link L1 Note 2	- Signals selected by the ELISEL6 to ELISEL11 registers - Use the ELL1SEL4 register to select one signal to be input to logic cell block L1 from among the signals selectable by the above registers.	- Flip-flop 0 (set or reset) - Flip-flop 1 (set or reset) - Use the ELL1LNK4 register to select one of the above destinations.
Signal selection block 5 of event link L1 Note 2	- Signals selected by the ELISEL6 to ELISEL11 registers - Use the ELL1SEL5 register to select one signal to be input to logic cell block L1 from among the signals selectable by the above registers.	- Flip-flop 0 (set or reset) - Flip-flop 1 (set or reset) - Use the ELL1LNK5 register to select one of the above destinations.
Signal selection block 6 of event link L1	- fCLK (fCLK ≤ 16 MHz) - Use the ELISEL6 to ELISEL11 registers and the ELL1SEL6 register to select fCLK.	- Flip-flop 0 (clock) - Flip-flop 1 (clock) - Use the ELL1LNK6 register to select one of the above destinations.

Note 1. Select different destinations for signal selection blocks 0 to 6 of event link L1; do not connect two or more signals to a single destination.

Note 2. Do not connect a single signal to both the set and reset control of flip-flop 0 or 1. Make sure that there is no period during which the signals for set and for reset are both high at the same time.

Table 20 - 2 Connections in Logic Cell Block L1 (2)

Signal output from logic cell block L1	Signal source
Signal 0 output from logic cell block L1	Output from logic cell 0 in logic cell block L1
Signal 1 output from logic cell block L1	Output from logic cell 1 in logic cell block L1
Signal 2 output from logic cell block L1	Output from the selector in logic cell block L1
Signal 3 output from logic cell block L1	Output from flip-flop 0 in logic cell block L1
Signal 4 output from logic cell block L1	Output from flip-flop 1 in logic cell block L1

Table 20 - 3 and **Table 20 - 4** list the connections in logic cell block L2. The signals to be input to logic cell block L2 are selectable from among the event-output peripheral functions specified by the input signal select registers n (ELISELn) (n = 0 to 11) and the signals output from logic cell block L1. The event link L2 output select registers n (ELL1LNKn) (n = 0 to 6) can be used to specify the destinations of the signals to be output from the given block. The ELL2CTL register can be used to select the connections to logic cells and enable or stop flip-flops. The signals output from logic cell block L2 can be used as inputs to event-receiving peripheral functions or as inputs to logic cell block L3.

Table 20 - 3 Connections in Logic Cell Block L2 (1)

Signal selection block n of event link L2	Input Signal	Destination of the signal to be output from signal selection block n of event link L2
Signal selection block 0 of event link L2 Notes 1, 2	• Signals selected by the ELISEL0 to ELISEL11 registers • Signals 0 to 4 output from logic cell block L1 Use the ELL2SEL0 register to select one signal to be input to logic cell block L2 from among the signals selectable by the above registers.	• Logic cell 0 (input 0 or input 1) • Logic cell 1 (input 0 or input 1) • Selector (selection, input 0 or input 1) • Flip-flop 0 (input, set, or reset) • Flip-flop 1 (input) Use the ELL2LNK0 register to select one of the above destinations.
Signal selection block 1 of event link L2 Notes 1, 2	• Signals selected by the ELISEL0 to ELISEL11 registers • Signals 0 to 4 output from logic cell block L1 Use the ELL2SEL1 register to select one signal to be input to logic cell block L2 from among the signals selectable by the above registers.	• Logic cell 0 (input 0 or input 1) • Logic cell 1 (input 0 or input 1) • Selector (selection, input 0 or input 1) • Flip-flop 0 (input, set, or reset) • Flip-flop 1 (input) Use the ELL2LNK1 register to select one of the above destinations.
Signal selection block 2 of event link L2 Notes 1, 2	• Signals selected by the ELISEL0 to ELISEL11 registers • Signals 0 to 4 output from logic cell block L1 Use the ELL2SEL2 register to select one signal to be input to logic cell block L2 from among the signals selectable by the above registers.	• Logic cell 0 (input 0 or input 1) • Logic cell 1 (input 0 or input 1) • Selector (selection, input 0 or input 1) • Flip-flop 0 (input, set, or reset) • Flip-flop 1 (input) Use the ELL2LNK2 register to select one of the above destinations.
Signal selection block 3 of event link L2 Notes 1, 2	• Signals selected by the ELISEL0 to ELISEL11 registers • Signals 0 to 4 output from logic cell block L1 Use the ELL2SEL3 register to select one signal to be input to logic cell block L2 from among the signals selectable by the above registers.	• Logic cell 0 (input 0 or input 1) • Logic cell 1 (input 0 or input 1) • Selector (selection, input 0 or input 1) • Flip-flop 0 (input, set, or reset) • Flip-flop 1 (input) Use the ELL2LNK3 register to select one of the above destinations.
Signal selection block 4 of event link L2 Note 2	• Signals selected by the ELISEL6 to ELISEL11 registers Use the ELL2SEL4 register to select one signal to be input to logic cell block L2 from among the signals selectable by the above registers.	• Flip-flop 1 (set) Use the ELL2LNK4 register to select one of the above destinations.
Signal selection block 5 of event link L2 Note 2	• Signals selected by the ELISEL6 to ELISEL11 registers Use the ELL2SEL5 register to select one signal to be input to logic cell block L2 from among the signals selectable by the above registers.	• Flip-flop 1 (reset) Use the ELL2LNK5 register to select one of the above destinations.
Signal selection block 6 of event link L2	• fCLK (fCLK ≤ 16 MHz) Use the ELISEL6 to ELISEL11 registers and the ELL2SEL6 register to select fCLK.	• Flip-flop 0 (clock) • Flip-flop 1 (clock) Use the ELL2LNK6 register to select one of the above destinations.

Note 1. Select different destinations for signal selection blocks 0 to 6 of event link L1; do not connect two or more signals to a single destination.

Note 2. Do not connect a single signal to both the set and reset control of flip-flop 0 or 1. Make sure that there is no period during which the signals for set and for reset are both high at the same time.

Table 20 - 4 Connections in Logic Cell Block L2 (2)

Signal output from logic cell block L2	Signal source
Signal 0 output from logic cell block L2	Output from logic cell 0 in logic cell block L2
Signal 1 output from logic cell block L2	Output from logic cell 1 in logic cell block L2
Signal 2 output from logic cell block L2	Output from the selector in logic cell block L2
Signal 3 output from logic cell block L2	Output from flip-flop 0 in logic cell block L2
Signal 4 output from logic cell block L2	Output from flip-flop 1 in logic cell block L2

Table 20 - 5 and **Table 20 - 6** list the connections in logic cell block L3. The signals to be input to logic cell block L3 are selectable from among the event-output peripheral functions specified in the input signal select registers n (ELISELn) (n = 0 to 11) and the signals output from logic cell block L2. The event link L1 signal select registers n (ELL1SELn) (n = 0 to 6) can be used to specify the signal to be input to signal selection block n (n = 0 to 6) of event link L3. The event link L3 output select registers n (ELL3LNKn) (n = 0 to 6) can be used to specify the destinations of the signals to be output from the given block. The ELL3CTL register can be used to select the connections to logic cells and enable or stop flip-flops. The signals output from logic cell block L3 can be used as inputs to event-receiving peripheral functions or as inputs to logic cell block L3.

Table 20 - 5 Connections in Logic Cell Block L3 (1)

Signal selection block n of event link L3	Input Signal	Destination of the signal to be output from signal selection block n of event link L3
Signal selection block 0 of event link L3 Notes 1, 2	- Signals selected by the ELISEL0 to ELISEL11 registers - Signals 0 to 4 output from logic cell block L2 Use the ELL3SEL0 register to select one signal to be input to logic cell block L3 from among the signals selectable by the above registers.	- Logic cell 0 (input 0 or input 1) - Logic cell 1 (input 0 or input 1) - Selector (selection, input 0 or input 1) - Flip-flop 0 (input, set, or reset) - Flip-flop 1 (input) Use the ELL3LNK0 register to select one of the above destinations.
Signal selection block 1 of event link L3 Notes 1, 2	- Signals selected by the ELISEL0 to ELISEL11 registers - Signals 0 to 4 output from logic cell block L2 Use the ELL3SEL1 register to select one signal to be input to logic cell block L3 from among the signals selectable by the above registers.	- Logic cell 0 (input 0 or input 1) - Logic cell 1 (input 0 or input 1) - Selector (selection, input 0 or input 1) - Flip-flop 0 (input, set, or reset) - Flip-flop 1 (input) Use the ELL3LNK1 register to select one of the above destinations.
Signal selection block 2 of event link L3 Notes 1, 2	- Signals selected by the ELISEL0 to ELISEL11 registers - Signals 0 to 4 output from logic cell block L2 Use the ELL3SEL2 register to select one signal to be input to logic cell block L3 from among the signals selectable by the above registers.	- Logic cell 0 (input 0 or input 1) - Logic cell 1 (input 0 or input 1) - Selector (selection, input 0 or input 1) - Flip-flop 0 (input, set, or reset) - Flip-flop 1 (input) Use the ELL3LNK2 register to select one of the above destinations.
Signal selection block 3 of event link L3 Notes 1, 2	- Signals selected by the ELISEL0 to ELISEL11 registers - Signals 0 to 4 output from logic cell block L2 Use the ELL3SEL3 register to select one signal to be input to logic cell block 3 from among the signals selectable by the above registers.	- Logic cell 0 (input 0 or input 1) - Logic cell 1 (input 0 or input 1) - Selector (selection, input 0 or input 1) - Flip-flop 0 (input, set, or reset) - Flip-flop 1 (input) Use the ELL3LNK3 register to select one of the above destinations.
Signal selection block 4 of event link L3 Note 2	Signals selected by the ELISEL6 to ELISEL11 registers Use the ELL3SEL4 register to select one signal to be input to logic cell block L3 from among the signals selectable by the above registers.	Flip-flop 1 (set) Use the ELL3LNK4 register to select one of the above destinations.
Signal selection block 5 of event link L3 Note 2	Signals selected by the ELISEL6 to ELISEL11 registers Use the ELL3SEL5 register to select one signal to be input to logic cell block L3 from among the signals selectable by the above registers.	Flip-flop 1 (reset) Use the ELL3LNK5 register to select one of the above destinations.
Signal selection block 6 of event link L3	fCLK (fCLK ≤ 16 MHz) Use the ELISEL6 to ELISEL11 registers and the ELL3SEL6 register to select fCLK.	- Flip-flop 0 (clock) - Flip-flop 1 (clock) Use the ELL3LNK6 register to select one of the above destinations.

Note 1. Select different destinations for signal selection blocks 0 to 6 of event link L1; do not connect two or more signals to a single destination.

Note 2. Do not connect a single signal to both the set and reset control of flip-flop 0 or 1. Make sure that there is no period during which the signals for set and for reset are both high at the same time.

Table 20 - 6 Connections in Logic Cell Block L3 (2)

Signal output from logic cell block L3	Signal source
Signal 0 output from logic cell block L3	Output from logic cell 0 in logic cell block L3
Signal 1 output from logic cell block L3	Output from logic cell 1 in logic cell block L3
Signal 2 output from logic cell block L3	Output from the selector in logic cell block L3
Signal 3 output from logic cell block L3	Output from flip-flop 0 in logic cell block L3
Signal 4 output from logic cell block L3	Output from flip-flop 1 in logic cell block L3

20.3 Registers to Control the ELCL

The following registers are used to control the ELCL.

- Input signal select registers n (ELISELn) (n = 0 to 11)
- Event link L1 signal select registers n (ELL1SELn) (n = 0 to 3)
- Event link L1 signal select registers n (ELL1SELn) (n = 4, 5)
- Event link L1 signal select register 6 (ELL1SEL6)
- Logic cell block L1 control register (ELL1CTL)
- Event link L1 output select registers n (ELL1LNKn) (n = 0 to 3)
- Event link L1 output select registers n (ELL1LNKn) (n = 4, 5)
- Event link L1 output select register 6 (ELL1LNK6)
- Event link L2 signal select registers n (ELL2SELn) (n = 0 to 3)
- Event link L2 signal select registers n (ELL2SELn) (n = 4, 5)
- Event link L2 signal select register 6 (ELL2SEL6)
- Logic cell block L2 control register (ELL2CTL)
- Event link L2 output select registers n (ELL2LNKn) (n = 0 to 3)
- Event link L2 output select registers n (ELL2LNKn) (n = 4, 5)
- Event link L2 output select register 6 (ELL2LNK6)
- Event link L3 signal select registers n (ELL3SELn) (n = 0 to 3)
- Event link L3 signal select registers n (ELL3SELn) (n = 4, 5)
- Event link L3 signal select register 6 (ELL3SEL6)
- Logic cell block L3 control register (ELL3CTL)
- Event link L3 output select registers n (ELL3LNKn) (n = 0 to 3)
- Event link L3 output select registers n (ELL3LNKn) (n = 4, 5)
- Event link L3 output select register 6 (ELL3LNK6)
- Output signal select registers n (ELOSELn) (n = 0 to 7)
- Output signal enable register (ELOENCTL)
- Output signal monitor register (ELOMONI)

20.3.1 Input signal select registers n (ELISEL_n) (n = 0 to 11)

These registers are used to select event signals to be input from event-outputting peripheral functions.

The event signals selected by these registers are linked to the event-receiving peripheral functions through logic cell blocks L1 to L3. These registers can be set by an 8-bit memory manipulation instruction. The value of each ELISEL_n register is 00H following a reset.

Figure 20 - 5 Format of Input Signal Select Registers n (ELISEL_n) (n = 0 to 11)

Address: F0680H (ELISEL₀) to F068BH (ELISEL₁₁)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELISEL _n	0	0	0	ELISEL n4	ELISEL n3	ELISEL n2	ELISEL n1	ELISEL n0

ELISELn (n = 0 to 5)

ELISEL n4	ELISEL n3	ELISEL n2	ELISEL n1	ELISEL n0	Event Source
0	0	0	0	0	Transmit data output from SAU0 channel 0
0	0	0	0	1	Transmit data output from SAU0 channel 1
0	0	0	1	0	Serial clock output from SAU0 channel 0
0	0	0	1	1	Serial clock output from SAU0 channel 1
0	0	1	0	0	Input pin (P11)
0	0	1	0	1	Input pin (P50)
0	0	1	1	0	Serial clock output from UARTA0 ^{Note 1}
0	0	1	1	1	Output from TAU0 channel 0
0	1	0	0	0	Output from TAU0 channel 1
0	1	0	0	1	Output from TAU0 channel 2
0	1	0	1	0	Output from TAU0 channel 3
0	1	0	1	1	Output from TAU0 channel 4
0	1	1	0	0	Output from TAU0 channel 5
0	1	1	0	1	Output from TAU0 channel 6
0	1	1	1	0	Output from TAU0 channel 7
0	1	1	1	1	Input pin (P10)
1	0	0	0	0	Input pin (P51)
1	0	0	0	1	Comparator detection 0
1	0	0	1	0	Comparator detection 1
1	0	0	1	1	Transmit data output 0 from UARTA0 ^{Note 1}
1	0	1	0	0	Input pin (P12)
1	0	1	0	1	Input pin 0 ^{Note 2}
1	0	1	1	0	Input pin 1 ^{Note 2}
1	0	1	1	1	INTC0 ^{Note 3}
1	1	0	0	0	INTC1 ^{Note 3}
1	1	0	0	1	INTC2 ^{Note 3}
1	1	0	1	0	INTC3 ^{Note 3}
1	1	0	1	1	Input pin (P137)
1	1	1	0	0	Output from flip-flop 0 of logic cell block L1 in the ELCL
1	1	1	0	1	Output from flip-flop 1 of logic cell block L1 in the ELCL
1	1	1	1	0	Output from flip-flop 1 of logic cell block L2 in the ELCL
1	1	1	1	1	Output from flip-flop 1 of logic cell block L3 in the ELCL

ELISELn (n = 6 to 11)

ELISEL n4	ELISEL n3	ELISEL n2	ELISEL n1	ELISEL n0	Event Source
0	0	0	0	0	Transmit data output from SAU0 channel 0
0	0	0	0	1	Transmit data output from SAU0 channel 1
0	0	0	1	0	Serial clock output from SAU0 channel 0
0	0	0	1	1	Serial clock output from SAU0 channel 1
0	0	1	0	0	Input pin (P11)
0	0	1	0	1	Input pin (P50)
0	0	1	1	0	Serial clock output from UARTA0 ^{Note 1}
0	0	1	1	1	Output from TAU0 channel 0
0	1	0	0	0	Output from TAU0 channel 1
0	1	0	0	1	Output from TAU0 channel 2
0	1	0	1	0	Output from TAU0 channel 3
0	1	0	1	1	Output from TAU0 channel 4
0	1	1	0	0	Output from TAU0 channel 5
0	1	1	0	1	Output from TAU0 channel 6
0	1	1	1	0	Output from TAU0 channel 7
0	1	1	1	1	Input pin (P10)
1	0	0	0	0	Input pin (P51)
1	0	0	0	1	Comparator detection 0
1	0	0	1	0	Comparator detection 1
1	0	0	1	1	Transmit data output 0 from UARTA0 ^{Note 1}
1	0	1	0	0	Input pin (P12)
1	0	1	0	1	INTC4 ^{Note 4}
1	0	1	1	0	INTC5 ^{Note 4}
1	0	1	1	1	INTC6 ^{Note 4}
1	1	0	0	0	INTC7 ^{Note 4}
1	1	0	0	1	INTC8 ^{Note 4}
1	1	0	1	0	INTC9 ^{Note 4}
1	1	0	1	1	fCLK
1	1	1	0	0	fIHP
1	1	1	0	1	fIMP
1	1	1	1	0	fSXP
1	1	1	1	1	Setting prohibited

Note 1. Only 30- to 128-pin products support this.

Note 2. The event sources selected for input pins 0 and 1 depend on which of the ELISEL_n (n = 0 to 5) registers is being set.

Register	Event Source	
	Input Pin 0	Input Pin 1
ELISEL0	Input pin (P20)	Input pin (P120)
ELISEL1	Input pin (P21)	Input pin (P121)
ELISEL2	Input pin (P22)	Input pin (P122)
ELISEL3	Input pin (P23)	Input pin (P147)
ELISEL4	Input pin (P30)	Input pin (P00)
ELISEL5	Input pin (P31)	Input pin (P01)

Note 3. The interrupt sources that are selectable as event sources for INTC0 to INTC3 depend on which of the ELISEL_n (n = 0 to 5) registers is being set. Use the interrupt request signals as the hardware triggers for event-receiving peripheral functions.

Register	Event Source			
	INTC0	INTC1	INTC2	INTC3
ELISEL0	INTP6	INTURE0	INTTM16	INTUT1
		INTTM10		
ELISEL1	INTP7	INTURE1	INTTM17	INTUR1
		INTTM11		
ELISEL2	INTP8	INTTM12	INTST3/ INTCSI30/ INTIIC30	INTIICA1
ELISEL3	INTP9	INTSRE3	INTSR3/ INTCSI31/ INTIIC31	No connection
		INTTM13H		
ELISEL4	INTKR	INTTM14	INTUT0	No connection
ELISEL5	INTTM13	INTTM15	INTUR0	No connection

Note 4. The interrupt sources that are selectable as event sources for INTC4 to INTC9 depend on which of the ELISELn (n = 6 to 11) registers is being set. Use the interrupt request signals as the hardware triggers for event-receiving peripheral functions.

Register	Event Source					
	INTC4	INTC5	INTC6	INTC7	INTC8	INTC9
ELISEL6	INTP0	INTTM00	INTTM06	INTST2/ INTCSI20/ INTIIC20	INTSR1/ INTCSI11/ INTIIC11	INTSMSE
ELISEL7	INTP1	INTTM01	INTITL	INTSR2/ INTCSI21/ INTIIC21	INTSRE1	INTP10
					INTTM03H	INTCMP0
ELISEL8	INTP2	INTTM02	INTWDTI	INTSRE2	INTREMC	INTP11
				INTTM11H		INTCMP1
ELISEL9	INTP3	INTTM03	INTRTC	INTST0/ INTCSI00/ INTIIC00	INTSR0/ INTCSI01/ INTIIC01	INTCTSUF R
ELISEL10	INTP4	INTTM04	INTTM07	INTSRE0	INTLVI	INTCTSUF D
				INTTM01H		
ELISEL11	INTP5	INTTM05	INTIICA0	INTST1/ INTCSI10/ INTIIC10	INTAD	INTCTSUF N

Caution 1. Be sure to set bits 7 to 5 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

Remark fCLK: CPU/peripheral hardware clock frequency
 fiHP: High-speed on-chip oscillator peripheral clock frequency
 fiMP: Middle-speed on-chip oscillator peripheral clock frequency
 fsXP: Low-speed peripheral clock frequency

20.3.2 Event link L1 signal select registers n (ELL1SELn) (n = 0 to 3)

These registers are used to select event signals to be linked to the input of the logic cells (pass-through, AND, OR, and EX-OR circuits), selector, and flip-flops in logic cell block L1. Specify an event signal from among those selected by input signal select registers n (ELISELn). These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL1SELn register is 00H following a reset.

Figure 20 - 6 Format of Event Link L1 Signal Select Registers n (ELL1SELn) (n = 0 to 3)

Address: F0690H (ELL1SEL0) to F0693H (ELL1SEL3)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL1SELn	ELL1SEL nZ	0	0	0	ELL1SEL n3	ELL1SEL n2	ELL1SEL n1	ELL1SEL n0

ELL1SEL nZ	Control of event signal output level		
0	Positive logic output		
1	Negative logic output (inverted level)		

ELL1SEL n3	ELL1SEL n2	ELL1SEL n1	ELL1SEL n0	Selection of target signal to be linked
0	0	0	0	No selection (fixed to 0).
0	0	0	1	Signal selected by input signal select register 0 is to be linked.
0	0	1	0	Signal selected by input signal select register 1 is to be linked.
0	0	1	1	Signal selected by input signal select register 2 is to be linked.
0	1	0	0	Signal selected by input signal select register 3 is to be linked.
0	1	0	1	Signal selected by input signal select register 4 is to be linked.
0	1	1	0	Signal selected by input signal select register 5 is to be linked.
0	1	1	1	Signal selected by input signal select register 6 is to be linked.
1	0	0	0	Signal selected by input signal select register 7 is to be linked.
1	0	0	1	Signal selected by input signal select register 8 is to be linked.
1	0	1	0	Signal selected by input signal select register 9 is to be linked.
1	0	1	1	Signal selected by input signal select register 10 is to be linked.

ELL1SEL n3	ELL1SEL n2	ELL1SEL n1	ELL1SEL n0	Selection of target signal to be linked
1	1	0	0	Signal selected by input signal select register 11 is to be linked.
Others				Setting prohibited.

Caution 1. Be sure to set bits 6 to 4 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.3 Event link L1 signal select registers n (ELL1SELn) (n = 4, 5)

These registers are used to select event signals to be linked to the set control and reset control of the flip-flops in logic cell block L1. Specify an event signal from among those selected by input signal select registers n (ELISELn). These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL1SELn register is 00H following a reset.

Figure 20 - 7 Format of Event Link L1 Signal Select Registers n (ELL1SELn) (n = 4, 5)

Address: F0694H (ELL1SEL4), F0695H (ELL1SEL5)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL1SELn	ELL1SEL nZ	0	0	0	0	ELL1SEL n2	ELL1SEL n1	ELL1SEL n0

ELL1SEL nZ	Control of event signal output level		
0	Positive logic output		
1	Negative logic output (inverted level)		

ELL1SEL n2	ELL1SEL n1	ELL1SEL n0	Selection of target signal to be linked
0	0	0	No selection (fixed to 0).
0	0	1	Signal selected by input signal select register 6 is to be linked.
0	1	0	Signal selected by input signal select register 7 is to be linked.
0	1	1	Signal selected by input signal select register 8 is to be linked.
1	0	0	Signal selected by input signal select register 9 is to be linked.
1	0	1	Signal selected by input signal select register 10 is to be linked.
1	1	0	Signal selected by input signal select register 11 is to be linked.
Others			Setting prohibited.

Caution 1. Be sure to set bits 6 to 3 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.4 Event link L1 signal select register 6 (ELL1SEL6)

This register is used to select an event signal to be linked to the clock of the flip-flops in logic cell block L1. Specify an event signal from among those selected by input signal select registers n (ELISELn). This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 8 Format of Event Link L1 Signal Select Register 6 (ELL1SEL6)

Address: F0696H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL1SEL6	ELL1SEL 6Z	0	0	0	0	ELL1SEL 62	ELL1SEL 61	ELL1SEL 60

ELL1SEL 6Z	Control of event signal output level		
0	Positive logic output		
1	Negative logic output (inverted level)		

ELL1SEL 62	ELL1SEL 61	ELL1SEL 60	Selection of target signal to be linked
0	0	0	No selection (fixed to 0).
0	0	1	Signal selected by input signal select register 6 is to be linked.
0	1	0	Signal selected by input signal select register 7 is to be linked.
0	1	1	Signal selected by input signal select register 8 is to be linked.
1	0	0	Signal selected by input signal select register 9 is to be linked.
1	0	1	Signal selected by input signal select register 10 is to be linked.
1	1	0	Signal selected by input signal select register 11 is to be linked.
Others			Setting prohibited.

Caution 1. Be sure to set bits 6 to 3 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.5 Logic cell block L1 control register (ELL1CTL)

This register is used to select logic circuits to be used in the logic cells of logic cell block L1. Pass-through, an AND circuit, an OR circuit, or an EX-OR circuit can be selected for each logic cell. This register is also used to enable or stop flip-flops 0 and 1 in logic cell block L1. This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 9 Format of Logic Cell Block L1 Control Register (ELL1CTL)

Address: F0697H (ELL1CTL)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL1CTL	ELL1T 31EN	ELL1T 30EN	0	0	ELL1T 111	ELL1T 110	ELL1T 101	ELL1T 100
ELL1T 31EN	Selection of enabling or stopping flip-flop 1 in logic cell block L1							
0	The flip-flop is stopped (the flip-flop is in the reset state).							
1	The flip-flop is enabled.							
ELL1T 30EN	Selection of enabling or stopping flip-flop 0 in logic cell block L1							
0	The flip-flop is stopped (the flip-flop is in the reset state).							
1	The flip-flop is enabled.							
ELL1T 111	ELL1T 110	Selection of the logic circuit to be used in logic cell 1 of logic cell block L1						
0	0	Pass-through is selected.						
0	1	AND circuit is selected.						
1	0	OR circuit is selected.						
1	1	EX-OR circuit is selected.						
ELL1T 101	ELL1T 100	Selection of the logic circuit to be used in logic cell 0 of logic cell block L1						
0	0	Pass-through is selected.						
0	1	AND circuit is selected.						
1	0	OR circuit is selected.						
1	1	EX-OR circuit is selected.						

Caution 1. Be sure to set bits 5 and 4 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.6 Event link L1 output select registers n (ELL1LNKn) (n = 0 to 3)

These registers are used to specify the destinations where the event signals selected by event link L1 signal select registers n (ELL1SELn) are to be linked. Select an input of a logic cell (pass-through, AND circuit, OR circuit, or EX-OR circuit), the selector, or a flip-flop in logic cell block L1 as a destination. These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL1LNKn register is 00H following a reset.

Figure 20 - 10 Format of Event Link L1 Output Select Registers n (ELL1LNKn) (n = 0 to 3)

Address: F0698H (ELL1LNK0) to F069BH (ELL1LNK3)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL1LNKn	0	0	0	0	ELL1LNK n3	ELL1LNK n2	ELL1LNK n1	ELL1LNK n0

ELL1LNK n3	ELL1LNK n2	ELL1LNK n1	ELL1LNK n0	Selection of link destination
0	0	0	0	No link.
0	0	0	1	Linked to input 0 of logic cell 0 in logic cell block L1.
0	0	1	0	Linked to input 1 of logic cell 0 in logic cell block L1.
0	0	1	1	Linked to input 0 of logic cell 1 in logic cell block L1.
0	1	0	0	Linked to input 1 of logic cell 1 in logic cell block L1.
0	1	0	1	Linked to the selection control of the selector in logic cell block L1.
0	1	1	0	Linked to input 0 of the selector in logic cell block L1.
0	1	1	1	Linked to input 1 of the selector in logic cell block L1.
1	0	0	0	Linked to the input of flip-flop 0 in logic cell block L1.
1	0	0	1	Linked to the input of flip-flop 1 in logic cell block L1.
Others				Setting prohibited.

Caution 1. Be sure to set bits 7 to 4 to 0.

Caution 2. Select different destinations for event link L1 signal selection blocks 0 to 6; do not connect two or more signals to a single destination.

Caution 3. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.7 Event link L1 output select registers n (ELL1LNKn) (n = 4, 5)

These registers are used to specify the destinations where the event signals selected by event link L1 signal select registers n (ELL1SELn) are to be linked. The signals can be linked to the set control or reset control of the flip-flops in logic cell block L1. These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL1LNKn register is 00H following a reset.

Figure 20 - 11 Format of Event Link L1 Output Select Registers n (ELL1LNKn) (n = 4, 5)

Address: F069CH (ELL1LNK4), F069DH (ELL1LNK5)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL1LNKn	0	0	0	0	ELL1LNK n3	ELL1LNK n2	ELL1LNK n1	ELL1LNK n0

ELL1LNK n3	Control of the link to flip-flop in logic cell block L1
0	No link.
1	Linked to the reset control of flip-flop 1 in logic cell block L1.

ELL1LNK n2	Control of the link to flip-flop in logic cell block L1
0	No link.
1	Linked to the set control of flip-flop 1 in logic cell block L1.

ELL1LNK n1	Control of the link to flip-flop in logic cell block L1
0	No link.
1	Linked to the reset control of flip-flop 0 in logic cell block L1.

ELL1LNK n0	Control of the link to flip-flop in logic cell block L1
0	No link.
1	Linked to the set control of flip-flop 0 in logic cell block L1.

Caution 1. Be sure to set bits 7 to 4 to 0.

Caution 2. Do not connect a single signal to both the set control and reset control of flip-flop 0 or 1.

Caution 3. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.8 Event link L1 output select register 6 (ELL1LNK6)

This register is used to specify the destinations where the event signal selected by event link L1 signal select register 6 (ELL1SEL6) is to be linked. The signal can be linked to the clock of the flip-flops in logic cell block L1. This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 12 Format of Event Link L1 Output Select Register 6 (ELL1LNK6)

Address: F069EH (ELL1LNK6)
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL1LNK6	0	0	0	0	0	0	ELL1LNK 61	ELL1LNK 60

ELL1LNK 61	Control of the link to flip-flop in logic cell block L1
0	No link.
1	Linked to the clock of flip-flop 1 in logic cell block L1.

ELL1LNK 60	Control of the link to flip-flop in logic cell block L1
0	No link.
1	Linked to the clock of flip-flop 0 in logic cell block L1.

Caution 1. Be sure to set bits 7 to 2 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.9 Event link L2 signal select registers n (ELL2SELn) (n = 0 to 3)

These registers are used to select event signals to be linked to the input of the logic cells (pass-through, AND, OR, and EX-OR circuits) and selector, and the input, set control, and reset control of the flip-flops in logic cell block L2. Choose one of the event signals selected by input signal select registers n (ELISELn). In addition, the signals output from logic cell block L1 can be selected as event signals. These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL2SELn register is 00H following a reset.

Figure 20 - 13 Format of Event Link L2 Signal Select Registers n (ELL2SELn) (n = 0 to 3)

Address: F06A0H (ELL2SEL0) to F06A3H (ELL2SEL3)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL2SELn	ELL2SEL nZ	0	0	ELL2SEL n4	ELL2SEL n3	ELL2SEL n2	ELL2SEL n1	ELL2SEL n0

ELL2SEL nZ	Control of event signal output level
0	Positive logic output
1	Negative logic output (inverted level)

ELL2 SELn4	ELL2 SELn3	ELL2 SELn2	ELL2 SELn1	ELL2 SELn0	Selection of target signal to be linked
0	0	0	0	0	No selection (fixed to 0).
0	0	0	0	1	Signal selected by input signal select register 0 is to be linked.
0	0	0	1	0	Signal selected by input signal select register 1 is to be linked.
0	0	0	1	1	Signal selected by input signal select register 2 is to be linked.
0	0	1	0	0	Signal selected by input signal select register 3 is to be linked.
0	0	1	0	1	Signal selected by input signal select register 4 is to be linked.
0	0	1	1	0	Signal selected by input signal select register 5 is to be linked.
0	0	1	1	1	Signal selected by input signal select register 6 is to be linked.
0	1	0	0	0	Signal selected by input signal select register 7 is to be linked.
0	1	0	0	1	Signal selected by input signal select register 8 is to be linked.
0	1	0	1	0	Signal selected by input signal select register 9 is to be linked.

ELL2 SELn4	ELL2 SELn3	ELL2 SELn2	ELL2 SELn1	ELL2 SELn0	Selection of target signal to be linked
0	1	0	1	1	Signal selected by input signal select register 10 is to be linked.
0	1	1	0	0	Signal selected by input signal select register 11 is to be linked.
0	1	1	0	1	Output signal 0 from logic cell block L1 is to be linked.
0	1	1	1	0	Output signal 1 from logic cell block L1 is to be linked.
0	1	1	1	1	Output signal 2 from logic cell block L1 is to be linked.
1	0	0	0	0	Output signal 3 from logic cell block L1 is to be linked.
1	0	0	0	1	Output signal 4 from logic cell block L1 is to be linked.
Others					Setting prohibited.

Caution 1. Be sure to set bits 6 and 5 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.10 Event link L2 signal select registers n (ELL2SELn) (n = 4, 5)

These registers are used to select event signals to be linked to the set control and reset control of the flip-flops in logic cell block L2. Specify an event signal from among those selected by input signal select registers n (ELISELn). These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL2SELn register is 00H following a reset.

Figure 20 - 14 Format of Event Link L2 Signal Select Registers n (ELL2SELn) (n = 4, 5)

Address: F06A4H (ELL2SEL4), F06A5H (ELL2SEL5)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL2SELn	ELL2SEL nZ	0	0	0	0	ELL2SEL n2	ELL2SEL n1	ELL2SEL n0

ELL2SEL nZ	Control of event signal output level		
0	Positive logic output		
1	Negative logic output (inverted level)		

ELL2SEL n2	ELL2SEL n1	ELL2SEL n0	Selection of target signal to be linked
0	0	0	No selection (fixed to 0).
0	0	1	Signal selected by input signal select register 6 is to be linked.
0	1	0	Signal selected by input signal select register 7 is to be linked.
0	1	1	Signal selected by input signal select register 8 is to be linked.
1	0	0	Signal selected by input signal select register 9 is to be linked.
1	0	1	Signal selected by input signal select register 10 is to be linked.
1	1	0	Signal selected by input signal select register 11 is to be linked.
Others			Setting prohibited.

Caution 1. Be sure to set bits 6 to 3 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.11 Event link L2 signal select register 6 (ELL2SEL6)

This register is used to select an event signal to be linked to the clock of the flip-flops in logic cell block L2. Specify an event signal from among those selected by input signal select registers n (ELISELn). This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 15 Format of Event Link L2 Signal Select Register 6 (ELL2SEL6)

Address: F06A6H (ELL2SEL6)
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL2SEL6	ELL2SEL6Z	0	0	0	0	ELL2SEL62	ELL2SEL61	ELL2SEL60

ELL2SEL6Z	Control of event signal output level
0	Positive logic output
1	Negative logic output (inverted level)

ELL2SEL62	ELL2SEL61	ELL2SEL60	Selection of target signal to be linked
0	0	0	No selection (fixed to 0).
0	0	1	Signal selected by input signal select register 6 ^{Note} is to be linked.
0	1	0	Signal selected by input signal select register 7 ^{Note} is to be linked.
0	1	1	Signal selected by input signal select register 8 ^{Note} is to be linked.
1	0	0	Signal selected by input signal select register 9 ^{Note} is to be linked.
1	0	1	Signal selected by input signal select register 10 ^{Note} is to be linked.
1	1	0	Signal selected by input signal select register 11 ^{Note} is to be linked.
Others			Setting prohibited.

Note Select a clock signal in the corresponding one of input signal select registers 6 to 11.

Caution 1. Be sure to set bits 6 to 3 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.12 Logic cell block L2 control register (ELL2CTL)

This register is used to select logic circuits to be used in the logic cells of logic cell block L2. Pass-through, an AND circuit, an OR circuit, or an EX-OR circuit can be selected for each logic cell. This register is also used to enable or stop flip-flops 0 and 1 in logic cell block L2. This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 16 Format of Logic Cell Block L2 Control Register (ELL2CTL)

Address: F06A7H (ELL2CTL)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL2CTL	ELL2T 31EN	ELL2T 30EN	0	0	ELL2T 111	ELL2T 110	ELL2T 101	ELL2T 100
ELL2T 31EN	Selection of enabling or stopping flip-flop 1 in logic cell block L2							
0	The flip-flop is stopped (the flip-flop is in the reset state).							
1	The flip-flop is enabled.							
ELL2T 30EN	Selection of enabling or stopping flip-flop 0 in logic cell block L2							
0	The flip-flop is stopped (the flip-flop is in the reset state).							
1	The flip-flop is enabled.							
ELL2T 111	ELL2T 110	Selection of the logic circuit to be used in logic cell 1 of logic cell block L2						
0	0	Pass-through is selected.						
0	1	AND circuit is selected.						
1	0	OR circuit is selected.						
1	1	EX-OR circuit is selected.						
ELL2T 101	ELL2T 100	Selection of the logic circuit to be used in logic cell 0 of logic cell block L2						
0	0	Pass-through is selected.						
0	1	AND circuit is selected.						
1	0	OR circuit is selected.						
1	1	EX-OR circuit is selected.						

Caution 1. Be sure to set bits 5 and 4 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.13 Event link L2 output select registers n (ELL2LNKn) (n = 0 to 3)

These registers are used to specify the destinations where the event signals selected by event link L2 signal select registers n (ELL2SELn) are to be linked. Select an input of a logic cell (pass-through, AND circuit, OR circuit, or EX-OR circuit) or the selector, or the input, set control, or reset control of a flip-flop in logic cell block L2 as a destination. These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL2LNKn register is 00H following a reset.

Figure 20 - 17 Format of Event Link L2 Output Select Registers n (ELL2LNKn) (n = 0 to 3)

Address: F06A8H (ELL2LNK0) to F06ABH (ELL2LNK3)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL2LNKn	0	0	0	0	ELL2LNK n3	ELL2LNK n2	ELL2LNK n1	ELL2LNK n0

ELL2 LNKn3	ELL2 LNKn2	ELL2 LNKn1	ELL2 LNKn0	Selection of link destination
0	0	0	0	No link.
0	0	0	1	Linked to input 0 of logic cell 0 in logic cell block L2.
0	0	1	0	Linked to input 1 of logic cell 0 in logic cell block L2.
0	0	1	1	Linked to input 0 of logic cell 1 in logic cell block L2.
0	1	0	0	Linked to input 1 of logic cell 1 in logic cell block L2.
0	1	0	1	Linked to the selection control of the selector in logic cell block L2.
0	1	1	0	Linked to input 0 of the selector in logic cell block L2.
0	1	1	1	Linked to input 1 of the selector in logic cell block L2.
1	0	0	0	Linked to the input of flip-flop 0 in logic cell block L2.
1	0	0	1	Linked to the input of flip-flop 1 in logic cell block L2.
1	0	1	0	Linked to the set control of flip-flop 0 in logic cell block L2.
1	0	1	1	Linked to the reset control of flip-flop 0 in logic cell block L2.
Others				Setting prohibited.

Caution 1. Be sure to set bits 7 to 4 to 0.

Caution 2. Select different destinations for event link L2 signal selection blocks 0 to 6; do not connect two or more signals to a single destination.

Caution 3. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.14 Event link L2 output select registers n (ELL2LNKn) (n = 4, 5)

These registers are used to specify the destinations where the event signals selected by event link L2 signal select registers n (ELL2SELn) are to be linked. The signals can be linked to the set control or reset control of a flip-flop in logic cell block L2. These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL2LNKn register is 00H following a reset.

Figure 20 - 18 Format of Event Link L2 Output Select Registers n (ELL2LNKn) (n = 4, 5)

Address: F06ACH (ELL2LNK4), F06ADH (ELL2LNK5)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL2LNKn	0	0	0	0	0	0	0	ELL2LNK n0

ELL2LNK5 register

ELL2LNK 50	Control of the link to flip-flop in logic cell block L2
0	No link.
1	Linked to the reset control of flip-flop 1 in logic cell block L2.

ELL2LNK4 register

ELL2LNK 40	Control of the link to flip-flop in logic cell block L2
0	No link.
1	Linked to the set control of flip-flop 1 in logic cell block L2.

Caution 1. Be sure to set bits 7 to 1 to 0.

Caution 2. Do not connect a single signal to both the set control and reset control of flip-flop 0 or 1.

Caution 3. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.15 Event link L2 output select register 6 (ELL2LNK6)

This register is used to specify the destinations where the event signal selected by event link L2 signal select register 6 (ELL2SEL6) is to be linked. The signal can be linked to the clock of the flip-flops in logic cell block L2. This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 19 Format of Event Link L2 Output Select Register 6 (ELL2LNK6)

Address: F06AEH (ELL2LNK6)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL2LNK6	0	0	0	0	0	0	ELL2LNK 61	ELL2LNK 60

ELL2LNK 61	Control of the link to flip-flop in logic cell block L2
0	No link.
1	Linked to the clock of flip-flop 1 in logic cell block L2.

ELL2LNK 60	Control of the link to flip-flop in logic cell block L2
0	No link.
1	Linked to the clock of flip-flop 0 in logic cell block L2.

Caution 1. Be sure to set bits 7 to 2 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.16 Event link L3 signal select registers n (ELL3SELn) (n = 0 to 3)

These registers are used to select event signals to be linked to the input of the logic cells (pass-through, AND, OR, and EX-OR circuits) and selector, and the input, set control, and reset control of the flip-flops in logic cell block L3. Specify an event signal from among those selected by input signal select registers n (ELISELn). In addition, the signals output from logic cell block L2 can be selected as event signals. These registers can be set by an 8-bit memory manipulation instruction.

The value of each ELL3SELn register is 00H following a reset.

Figure 20 - 20 Format of Event Link L3 Signal Select Registers n (ELL3SELn) (n = 0 to 3)

Address: F06B0H (ELL3SEL0) to F06B3H (ELL3SEL3)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL3SELn	ELL3SELnZ	0	0	ELL3SELn4	ELL3SELn3	ELL3SELn2	ELL3SELn1	ELL3SELn0

ELL3SELnZ	Control of event signal output level
0	Positive logic output
1	Negative logic output (inverted level)

ELL3SELn4	ELL3SELn3	ELL3SELn2	ELL3SELn1	ELL3SELn0	Selection of target signal to be linked
0	0	0	0	0	No selection (fixed to 0).
0	0	0	0	1	Signal selected by input signal select register 0 is to be linked.
0	0	0	1	0	Signal selected by input signal select register 1 is to be linked.
0	0	0	1	1	Signal selected by input signal select register 2 is to be linked.
0	0	1	0	0	Signal selected by input signal select register 3 is to be linked.
0	0	1	0	1	Signal selected by input signal select register 4 is to be linked.
0	0	1	1	0	Signal selected by input signal select register 5 is to be linked.
0	0	1	1	1	Signal selected by input signal select register 6 is to be linked.
0	1	0	0	0	Signal selected by input signal select register 7 is to be linked.
0	1	0	0	1	Signal selected by input signal select register 8 is to be linked.
0	1	0	1	0	Signal selected by input signal select register 9 is to be linked.
0	1	0	1	1	Signal selected by input signal select register 10 is to be linked.

ELL3 SELn4	ELL3 SELn3	ELL3 SELn2	ELL3 SELn1	ELL3 SELn0	Selection of target signal to be linked
0	1	1	0	0	Signal selected by input signal select register 11 is to be linked.
0	1	1	0	1	Output signal 0 from logic cell block L2 is to be linked.
0	1	1	1	0	Output signal 1 from logic cell block L2 is to be linked.
0	1	1	1	1	Output signal 2 from logic cell block L2 is to be linked.
1	0	0	0	0	Output signal 3 from logic cell block L2 is to be linked.
1	0	0	0	1	Output signal 4 from logic cell block L2 is to be linked.
Others					Setting prohibited.

Caution 1. Be sure to set bits 6 and 5 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.17 Event link L3 signal select registers n (ELL3SELn) (n = 4, 5)

These registers are used to select event signals to be linked to the set control and reset control of the flip-flops in logic cell block L3. Specify an event signal from among those selected by input signal select registers n (ELISELn). These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL3SELn register is 00H following a reset.

Figure 20 - 21 Format of Event Link L3 Signal Select Registers n (ELL3SELn) (n = 4, 5)

Address: F06B4H (ELL3SEL4), F06B5H (ELL3SEL5)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL3SELn	ELL3SEL nZ	0	0	0	0	ELL3SEL n2	ELL3SEL n1	ELL3SEL n0

ELL3SEL nZ	Control of event signal output level		
0	Positive logic output		
1	Negative logic output (inverted level)		

ELL3SEL n2	ELL3SEL n1	ELL3SEL n0	Selection of target signal to be linked
0	0	0	No selection (fixed to 0).
0	0	1	Signal selected by input signal select register 6 is to be linked.
0	1	0	Signal selected by input signal select register 7 is to be linked.
0	1	1	Signal selected by input signal select register 8 is to be linked.
1	0	0	Signal selected by input signal select register 9 is to be linked.
1	0	1	Signal selected by input signal select register 10 is to be linked.
1	1	0	Signal selected by input signal select register 11 is to be linked.
Others			Setting prohibited.

Caution 1. Be sure to set bits 6 to 3 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.18 Event link L3 signal select register 6 (ELL3SEL6)

This register is used to select an event signal to be linked to the clock of the flip-flops in logic cell block L3. Specify an event signal from among those selected by input signal select registers n (ELISELn). This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 22 Format of Event Link L3 Signal Select Register 6 (ELL3SEL6)

Address: F06B6H (ELL3SEL6)
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL3SEL6	ELL3SEL6Z	0	0	0	0	ELL3SEL62	ELL3SEL61	ELL3SEL60

ELL3SEL6Z	Control of event signal output level
0	Positive logic output
1	Negative logic output (inverted level)

ELL3SEL62	ELL3SEL61	ELL3SEL60	Selection of target signal to be linked
0	0	0	No selection (fixed to 0).
0	0	1	Signal selected by input signal select register 6 ^{Note} is to be linked.
0	1	0	Signal selected by input signal select register 7 ^{Note} is to be linked.
0	1	1	Signal selected by input signal select register 8 ^{Note} is to be linked.
1	0	0	Signal selected by input signal select register 9 ^{Note} is to be linked.
1	0	1	Signal selected by input signal select register 10 ^{Note} is to be linked.
1	1	0	Signal selected by input signal select register 11 ^{Note} is to be linked.
1	1	1	No selection (fixed to 0).

Note Select a clock signal in the corresponding one of input signal select registers 6 to 11.

Caution 1. Be sure to set bits 6 to 3 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.19 Logic cell block L3 control register (ELL3CTL)

This register is used to select logic circuits to be used in the logic cells of logic cell block L3. Pass-through, an AND circuit, an OR circuit, or an EX-OR circuit can be selected for each logic cell. This register is also used to enable or stop flip-flops 0 and 1 in logic cell block L3. This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 23 Format of Logic Cell Block L3 Control Register (ELL3CTL)

Address: F06B7H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL3CTL	ELL3T 31EN	ELL3T 30EN	0	0	ELL3T 111	ELL3T 110	ELL3T 101	ELL3T 100

ELL3T31 EN	Selection of enabling or stopping flip-flop 1 in logic cell block L3
0	The flip-flop is stopped (the flip-flop is in the reset state).
1	The flip-flop is enabled.

ELL3T30 EN	Selection of enabling or stopping flip-flop 0 in logic cell block L3
0	The flip-flop is stopped (the flip-flop is in the reset state).
1	The flip-flop is enabled.

ELL3T 111	ELL3T 110	Selection of the logic circuit to be used in logic cell 1 of logic cell block L3
0	0	Pass-through is selected.
0	1	AND circuit is selected.
1	0	OR circuit is selected.
1	1	EX-OR circuit is selected.

ELL3T 101	ELL3T 100	Selection of the logic circuit to be used in logic cell 0 of logic cell block L3
0	0	Pass-through is selected.
0	1	AND circuit is selected.
1	0	OR circuit is selected.
1	1	EX-OR circuit is selected.

Caution 1. Be sure to set bits 5 and 4 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.20 Event link L3 output select registers n (ELL3LNKn) (n = 0 to 3)

These registers are used to specify the destinations where the event signals selected by event link L3 signal select registers n (ELL3SELn) are to be linked. Select an input of a logic cell (pass-through, AND circuit, OR circuit, or EX-OR circuit) or the selector, or the input, set control, or reset control of a flip-flop in logic cell block L3 as a destination. These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL3LNKn register is 00H following a reset.

Figure 20 - 24 Format of Event Link L3 Output Select Registers n (ELL3LNKn) (n = 0 to 3)

Address: F06B8H (ELL3LNK0) to F06BBH (ELL3LNK3)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL3LNKn	0	0	0	0	ELL3LNK n3	ELL3LNK n2	ELL3LNK n1	ELL3LNK n0

ELL3 LNKn3	ELL3 LNKn2	ELL3 LNKn1	ELL3 LNKn0	Selection of link destination
0	0	0	0	No link.
0	0	0	1	Linked to input 0 of logic cell 0 in logic cell block L3.
0	0	1	0	Linked to input 1 of logic cell 0 in logic cell block L3.
0	0	1	1	Linked to input 0 of logic cell 1 in logic cell block L3.
0	1	0	0	Linked to input 1 of logic cell 1 in logic cell block L3.
0	1	0	1	Linked to the selection control of the selector in logic cell block L3.
0	1	1	0	Linked to input 0 of the selector in logic cell block L3.
0	1	1	1	Linked to input 1 of the selector in logic cell block L3.
1	0	0	0	Linked to the input of flip-flop 0 in logic cell block L3.
1	0	0	1	Linked to the input of flip-flop 1 in logic cell block L3.
1	0	1	0	Linked to the set control of flip-flop 0 in logic cell block L3.
1	0	1	1	Linked to the reset control of flip-flop 0 in logic cell block L3.
Others				Setting prohibited.

Caution 1. Be sure to set bits 7 to 4 to 0.

Caution 2. Select different destinations for event link L3 signal selection blocks 0 to 6; do not connect two or more signals to a single destination.

Caution 3. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.21 Event link L3 output select registers n (ELL3LNKn) (n = 4, 5)

These registers are used to specify the destinations where the event signals selected by event link L3 signal select registers n (ELL3SELn) are to be linked. The signals can be linked to the set control or reset control of a flip-flop in logic cell block L3. These registers can be set by an 8-bit memory manipulation instruction. The value of each ELL3LNKn register is 00H following a reset.

Figure 20 - 25 Format of Event Link L3 Output Select Registers n (ELL3LNKn) (n = 4, 5)

Address: F06BCH (ELL3LNK4), F06BDH (ELL3LNK5)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL3LNKn	0	0	0	0	0	0	0	ELL3LNK n0

ELL3LNK5 register

ELL3LNK 50	Control of the link to flip-flop in logic cell block L3
0	No link.
1	Linked to the reset control of flip-flop 1 in logic cell block L3.

ELL3LNK4 register

ELL3LNK 40	Control of the link to flip-flop in logic cell block L3
0	No link.
1	Linked to the set control of flip-flop 1 in logic cell block L3.

Caution 1. Be sure to set bits 7 to 1 to 0.

Caution 2. Do not connect a single signal to both the set control and reset control of flip-flop 0 or 1.

Caution 3. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.22 Event link L3 output select register 6 (ELL3LNK6)

This register is used to specify the destinations where the event signal selected by event link L3 signal select register 6 (ELL3SEL6) is to be linked. The signal can be linked to the clock of the flip-flops in logic cell block L3. This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 26 Format of Event Link L3 Output Select Register 6 (ELL3LNK6)

Address: F06BEH (ELL3LNK6)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELL3LNK6	0	0	0	0	0	0	ELL3LNK 61	ELL3LNK 60

ELL3LNK 61	Control of the link to flip-flop in logic cell block L3
0	No link.
1	Linked to the clock of flip-flop 1 in logic cell block L3.

ELL3LNK 60	Control of the link to flip-flop in logic cell block L3
0	No link.
1	Linked to the clock of flip-flop 0 in logic cell block L3.

Caution 1. Be sure to set bits 7 to 2 to 0.

Caution 2. Do not change the setting of this register while the output signal enable register (ELOENCTL) is set to enable the output of a signal.

20.3.23 Output signal select registers n (ELOSELn) (n = 0 to 7)

These registers are used to select signals to be output to the event-receiving peripheral functions. Select a signal from among those output from logic cell blocks L1 to L3. These registers can be set by an 8-bit memory manipulation instruction. The value of each ELOSELn register is 00H following a reset.

Figure 20 - 27 Format of Output Signal Select Registers n (ELOSELn) (n = 0 to 7)

Address: F06C0H (ELOSEL0) to F06C7H (ELOSEL7)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELOSELn	ELOSELnZ	0	0	0	ELOSELn3	ELOSELn2	ELOSELn1	ELOSELn0

ELO SELnZ	Control of output signal level
0	Positive logic output
1	Negative logic output (inverted level)

ELO SELn3	ELO SELn2	ELO SELn1	ELO SELn0	Selection of output signal
0	0	0	0	No selection.
0	0	0	1	Output signal 0 from logic cell block L1 (output of logic cell 0) is selected.
0	0	1	0	Output signal 1 from logic cell block L1 (output of logic cell 1) is selected.
0	0	1	1	Output signal 2 from logic cell block L1 (output of selector) is selected.
0	1	0	0	Output signal 3 from logic cell block L1 (output of flip-flop 0) is selected.
0	1	0	1	Output signal 4 from logic cell block L1 (output of flip-flop 1) is selected.
0	1	1	0	Output signal 0 from logic cell block L2 (output of logic cell 0) is selected.
0	1	1	1	Output signal 1 from logic cell block L2 (output of logic cell 1) is selected.
1	0	0	0	Output signal 2 from logic cell block L2 (output of selector) is selected.
1	0	0	1	Output signal 3 from logic cell block L2 (output of flip-flop 0) is selected.
1	0	1	0	Output signal 4 from logic cell block L2 (output of flip-flop 1) is selected.
1	0	1	1	Output signal 0 from logic cell block L3 (output of logic cell 0) is selected.
1	1	0	0	Output signal 1 from logic cell block L3 (output of logic cell 1) is selected.

ELO SELn3	ELO SELn2	ELO SELn1	ELO SELn0	Selection of output signal
1	1	0	1	Output signal 2 from logic cell block L3 (output of selector) is selected.
1	1	1	0	Output signal 3 from logic cell block L3 (output of flip-flop 0) is selected.
1	1	1	1	Output signal 4 from logic cell block L3 (output of flip-flop 1) is selected.

Caution Be sure to set bits 6 to 4 to 0.

20.3.24 Output signal enable register (ELOENCTL)

This register enables or disables the output of the signals selected by the ELOSELn registers. This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 28 Format of Output Signal Enable Register (ELOENCTL)

Address: F06C8H (ELOENCTL)

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ELOENCTL	ELOEN CTL7	ELOEN CTL6	ELOEN CTL5	ELOEN CTL4	ELOEN CTL3	ELOEN CTL2	ELOEN CTL1	ELOEN CTL0

ELOENC TLn	Enable or disable of the output of signal [n]
0	Output is disabled.
1	Output is enabled. Note

Note Only make the setting to enable the output of a signal after confirming that the event source signal is in a state which does not affect the operation of the peripheral function at the event destination.

Table 20 - 7 shows the correspondence between the bits in the output signal enable register and the event-receiving peripheral functions. Each signal output from the ELCL is connected to multiple destinations. When a destination does not use the signal from the ELCL, make settings in the destination so that the signal from the ELCL is not selected as an input signal for the destination. For the selection of input signals, refer to the chapter of each destination peripheral function.

Table 20 - 7 Bits in Output Signal Enable Register and Event-Receiving Peripheral Functions

Register and Bit Name	Event-Receiving Peripheral Function					
	Destination 1	Destination 2	Destination 3	Destination 4	Destination 5	Destination 6
ELOENCTL. ELOENCTL0	Output pin (P50)	Output pin (P01)	Event link interrupt (INTELCL) Note 3	Output pin (P10)	—	—
ELOENCTL. ELOENCTL1	Output pin (P51)	Output pin (P60)	DTC activation trigger Note 3	Output pin (P11)	—	—
ELOENCTL. ELOENCTL2	Serial clock input to SAU0 channel 0	Output pin (P61)	SMS activation trigger Note 3	Output pin (P12)	—	—
ELOENCTL. ELOENCTL3	Serial clock input to SAU0 channel 1	Timer input to TAU0 channel 0 Note 1	—	Output pin (P13)	—	—
ELOENCTL. ELOENCTL4	Receive data input to SAU0 channel 0	Timer input to TAU0 channel 1 Note 1	—	Output pin (P14)	—	—
ELOENCTL. ELOENCTL5	Receive data input to SAU0 channel 1	—	—	Output pin (P15)	Hardware trigger for A/D converter Note 3	Clock input to UARTA (UARTA0, UARTA1) Note 2
ELOENCTL. ELOENCTL6	—	Timer input to TAU0 channel 5 Note 1	—	Output pin (P16)	Hardware trigger for D/A converter 0 Note 3	Hardware trigger for CTSU Note 3
ELOENCTL. ELOENCTL7	—	—	—	Output pin (P17)	Hardware trigger for D/A converter 1 Note 3	TML32 operating clock, capture trigger Note 3

Note 1. The widths at high and low level of the timer array unit to be linked should be at least $1/f_{MCK} + 10$ ns. Accordingly, make the following settings to select an operating clock with a frequency which matches that requirement: use timer clock select register 0 (TPS0) to select the operating clock, and use noise filter enable register 1 (NFEN1) to enable or disable the noise filter.

Note 2. Only supported in the 30- to 128-pin products.

Note 3. In hardware trigger operation, the rising edge is detected as a trigger.

20.3.25 Output signal monitor register (ELOMONI)

This register is used to monitor output signals n selected by the ELOSEL n registers ($n = 0$ to 7). Each bit returns the level of the corresponding output signal when this register is read. This register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 20 - 29 Format of Output Signal Monitor Register (ELOMONI)

Address: F06C9H
 After reset: 00H
 R/W: R

Symbol	7	6	5	4	3	2	1	0
ELOMONI	ELOMONI7	ELOMONI6	ELOMONI5	ELOMONI4	ELOMONI3	ELOMONI2	ELOMONI1	ELOMONI0

ELOMON In	Level of output signal n
0	The signal level is 0.
1	The signal level is 1.


Caution Depending on the timing with which this register is read, the value read for output signal n may not be correct. If the value read is incorrect, wait for enough time to confirm the stability of output signal n and then read the register again.

20.4 ELCL Operation

The ELCL inputs event signals from peripheral functions to logic cell blocks to convert them to signals that match the desired purpose before sending them to the event-receiving peripheral functions. A logic cell block has logic cells (pass-through, AND, OR, and EX-OR circuits), a selector, and flip-flops.

The path for sending an event signal generated by a peripheral function to the interrupt control circuit as an interrupt request is separated from the path for using the signal as an ELCL event. Therefore, the interrupt function settings do not affect the use of an interrupt request signal as an ELCL event signal. For example, an interrupt request signal for which use as a trigger for an interrupt service routing has been disabled by using the corresponding bit of the interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H), can still be used as an ELCL event signal. **Figure 20 - 30** shows the relationship between interrupt service routing and the ELCL. The figure shows an example of a peripheral function that has an interrupt request status flag and an enable bit for controlling enabling and disabling of the interrupt. A peripheral function that receives an event from the ELCL performs the operation specific to the peripheral function after reception of an event.

Figure 20 - 30 Relationship between Interrupt Service Routing and ELCL




Note Some peripheral functions do not have status flags or interrupt enable control.

20.5 Procedure of Setting the ELCL

Figure 20 - 31 shows a procedure of setting the ELCL. Set up the registers in the ELCL while output by the event-output peripheral functions and reception by the event-receiving peripheral functions are disabled. After enabling output in step 11, enable reception by the event-receiving peripheral functions, and then enable output by the event-output peripheral functions.

Figure 20 - 31 Procedure of Setting the ELCL



- (1) Example of ELCL settings (OR circuit)

Figure 20 - 32 shows an OR circuit configuration as an example of the result of ELCL settings. **Table 20 - 8** is a list of the register settings for this example.

Figure 20 - 32 Example of ELCL Settings (OR Circuit)




Table 20 - 8 Example of ELCL Register Settings (OR Circuit)

No.	Register Symbol	Register Name	Initial Value	Setting	Description
1	PORT.PMCE0	—	00H	00H	A signal other than the ELCL signal is selected for output from the P01 pin.
2	ELISEL0	Input signal select register 0	00H	05H	P50 is selected.
2	ELISEL1	Input signal select register 1	00H	10H	P51 is selected.
3	ELL1SEL0	Event link L1 signal select register 0	00H	01H	Input signal selector 0 is selected.
3	ELL1SEL1	Event link L1 signal select register 1	00H	02H	Input signal selector 1 is selected.
6	ELL1CTL	Logic cell block L1 control register	00H	02H	The OR circuit is selected in logic cell 0.
9	ELL1LNK0	Event link L1 output select register 0	00H	01H	Linked to 0 of logic cell block L1.
9	ELL1LNK1	Event link L1 output select register 1	00H	02H	Linked to 1 of logic cell block L1.
10	ELOSEL0	Output signal select register 0	00H	01H	Output signal [0] from logic cell block L1 is selected.
11	ELOENCTL	Output signal enable register	00H	01H	Output [0] is enabled. The signal is output to P01.
12	PORT.PMCE0	—	00H	02H	The signal from the ELCL is selected for the output from the P01 pin.

Caution 1. The numbers in the No. column correspond to the step numbers (1 to 12) in Figure 20 - 31 Procedure of Setting the ELCL.

Caution 2. Steps 2 to 10 can be done in any order, but modifying the register values specified in steps 2 to 10 is prohibited after the output signal enable register is set up in step 11.

(2) Example of ELCL settings (AND circuit)

Figure 20 - 33 shows an AND circuit configuration as an example of the result of ELCL settings. **Table 20 - 9** is a list of the register settings for this example.

Figure 20 - 33 Example of ELCL Settings (AND Circuit)




Table 20 - 9 Example of ELCL Register Settings (AND Circuit)

No.	Register Symbol	Register Name	Initial Value	Setting	Description
1	PORT.PMCE0	—	00H	00H	A signal other than the ELCL signal is selected for output from the P01 pin.
2	ELISEL0	Input signal select register 0	00H	05H	P50 is selected.
2	ELISEL1	Input signal select register 1	00H	10H	P51 is selected.
3	ELL1SEL0	Event link L1 signal select register 0	00H	01H	Input signal selector 0 is selected.
3	ELL1SEL1	Event link L1 signal select register 1	00H	02H	Input signal selector 1 is selected.
6	ELL1CTL	Logic cell block L1 control register	00H	01H	The AND circuit is selected in logic cell 0.
9	ELL1LNK0	Event link L1 output select register 0	00H	01H	Linked to 0 of logic cell block L1.
9	ELL1LNK1	Event link L1 output select register 1	00H	02H	Linked to 1 of logic cell block L1.
10	ELOSEL0	Output signal select register 0	00H	01H	Output signal [0] from logic cell block L1 is selected.
11	ELOENCTL	Output signal enable register	00H	01H	Output [0] is enabled. The signal is output to P01.
12	PORT.PMCE0	—	00H	02H	The signal from the ELCL is selected for the output from the P01 pin.

Caution 1. The numbers in the No. column correspond to the step numbers (1 to 12) in Figure 20 - 31 Procedure of Setting the ELCL.

Caution 2. Steps 2 to 10 can be done in any order, but modifying the register values specified in steps 2 to 10 is prohibited after the output signal enable register is set up in step 11.

20.6 Points for Caution when the ELCL is to be Used

- (1) When the SO00, SO01, SCK00, SCK01, TxDA0, CLKA0, or TO00 to TO07 is to be selected as an input to the ELCL but not for output to a pin, set the corresponding PFOEmn ($m = 0, 1, n = 0$ to 7) bit in the PFOEm register to 0. For details of the setting, see **CHAPTER 4 PORT FUNCTIONS**.
- (2) Each signal output from the ELCL is linked to multiple peripheral functions as shown in **Table 20 - 7**.
When a destination peripheral function is not to use a signal output from the ELCL, make settings for the destination peripheral function so that the signal from the ELCL is not selected as an input signal at the destination. For details on how to select the signal from the ELCL, refer to the chapters on each of the destination peripheral functions.
- (3) Do not change the values of the following registers after output of signals is enabled in the output signal enable register (ELOENCTL).
 - Input signal select registers n (ELISELn) ($n = 0$ to 11)
 - Event link L1 signal select registers n (ELL1SELn) ($n = 0$ to 3)
 - Event link L1 signal select registers n (ELL1SELn) ($n = 4, 5$)
 - Event link L1 signal select register 6 (ELL1SEL6)
 - Logic cell block L1 control register (ELL1CTL)
 - Event link L1 output select registers n (ELL1LNKn) ($n = 0$ to 3)
 - Event link L1 output select registers n (ELL1LNKn) ($n = 4, 5$)
 - Event link L1 output select register 6 (ELL1LNK6)
 - Event link L2 signal select registers n (ELL2SELn) ($n = 0$ to 3)
 - Event link L2 signal select registers n (ELL2SELn) ($n = 4, 5$)
 - Event link L2 signal select register 6 (ELL2SEL6)
 - Logic cell block L2 control register (ELL2CTL)
 - Event link L2 output select registers n (ELL2LNKn) ($n = 0$ to 3)
 - Event link L2 output select registers n (ELL2LNKn) ($n = 4, 5$)
 - Event link L2 output select register 6 (ELL2LNK6)
 - Event link L3 signal select registers n (ELL3SELn) ($n = 0$ to 3)
 - Event link L3 signal select registers n (ELL3SELn) ($n = 4, 5$)
 - Event link L3 signal select register 6 (ELL3SEL6)
 - Logic cell block L3 control register (ELL3CTL)
 - Event link L3 output select registers n (ELL3LNKn) ($n = 0$ to 3)
 - Event link L3 output select registers n (ELL3LNKn) ($n = 4, 5$)
 - Event link L3 output select register 6 (ELL3LNK6)
 - Output signal select registers n (ELOSELn) ($n = 0$ to 7)
- (4) The ELCL outputs signals with the use of multiple input signals, logic cell blocks, and output controllers. Note that deviations in the timing between these elements may lead to the generation of glitches or expected outputs not being obtained. If an expected output not being obtained may create serious problems for a user system, stop attempting to use the ELCL or employ an external circuit as a workaround.

CHAPTER 21 INTERRUPT FUNCTIONS

The interrupt function switches the program execution to other processing. When the branch processing is finished, the program returns to the interrupted processing.

The number of interrupt sources differs, depending on the product.

		30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin	64-pin	80- and 100-pin	128-pin
Maskable interrupts	External	6	6	6	7	7	10	12	13	13	13
	Internal	31	32	35	35	39	39	39	39	44	48

21.1 Interrupt Function Types

The following two types of interrupt functions are used.

(1) Maskable interrupts

These interrupts undergo mask control. Maskable interrupts can be divided into four priority groups by setting the priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H).

Multiple interrupt servicing can be applied to low-priority interrupts when high-priority interrupts are generated. If two or more interrupt requests, each having the same priority, are simultaneously generated, then they are processed according to the default priority of vectored interrupt servicing. For default priority, see **Table 21 - 1**.

A standby release signal is generated and STOP, HALT, and SNOOZE modes are released.

External interrupt requests and internal interrupt requests are provided as maskable interrupts.

(2) Software interrupt

This is a vectored interrupt generated by executing the BRK instruction. It is acknowledged even when interrupts are disabled. The software interrupt does not undergo interrupt priority control.

21.2 Interrupt Sources and Configuration

Interrupt sources include maskable interrupts and a software interrupt. In addition, they also have up to seven reset sources (see **Table 21 - 1**). The vector codes that store the program start address when branching due to the generation of a reset or various interrupt requests are two bytes each, so interrupts jump to a 64 K address of 00000H to 0FFFFH.

Table 21 - 1 Interrupt Source List (1/4)

Interrupt Type	Default Priority Note 1	Interrupt Source		Internal/External	Vector Table Address	Basic Configuration Type Note 2	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin		
		Name	Trigger																
Maskable	0	INTWDTI	Watchdog timer interval Note 3 (75% of overflow time + 1/2fIL)	Internal	00004H	(A)	√	√	√	√	√	√	√	√	√	√	√		
	1	INTLVI	Voltage detection Note 4		00006H		√	√	√	√	√	√	√	√	√	√	√		
	2	INTP0	Pin input edge detection	External	00008H	(B)	√	√	√	√	√	√	√	√	√	√	√		
	3	INTP1			0000AH		√	√	√	√	√	√	√	√	√	√			
	4	INTP2			0000CH		√	√	√	√	√	√	√	√	√	√			
	5	INTP3			0000EH		√	√	√	√	√	√	√	√	√	√			
	6	INTP4			00010H		√	√	√	√	√	√	√	√	√	√			
	7	INTP5			00012H		√	√	√	√	√	√	√	√	√	√			
	8	INTST2/ INTCSI20/ INTIIC20	UART2 transmission transfer end or buffer empty interrupt/CSI20 transfer end or buffer empty interrupt/IIC20 transfer end	Internal	00014H	(A)	√	√	√	√	√	√	√	√	√	√	√		
	9	INTSR2/ INTCSI21/ INTIIC21	UART2 reception transfer end/CSI21 transfer end or buffer empty interrupt/IIC21 transfer end		00016H		√	√	√	√	√	√	√	√	√	Note 5	Note 5		
	10	INTSRE2	UART2 reception communication error occurrence		00018H		√	√	√	√	√	√	√	√	√	√	√	√	
		INTTM11H	End of timer channel 11 count or capture (at higher 8-bit timer operation)				√	√	√	—	—	—	—	—	—	—	—		
	11	INTELCL	Event link interrupt		0001AH		√	√	√	√	√	√	√	√	√	√	√	√	√
	12	INTSMSE	Event output from the SNOOZE mode sequencer		0001CH		√	√	√	√	√	√	√	√	√	√	√	√	√
	13	INTST0/ INTCSI00/ INTIIC00	UART0 transmission transfer end or buffer empty interrupt/CSI00 transfer end or buffer empty interrupt/IIC00 transfer end		0001EH		√	√	√	√	√	√	√	√	√	√	√	√	√
	14	INTTM00	End of timer channel 00 count or capture		00020H		√	√	√	√	√	√	√	√	√	√	√	√	√
	15	INTSRE0	UART0 reception communication error occurrence		00022H		√	√	√	√	√	√	√	√	√	√	√	√	√
		INTTM01H	End of timer channel 01 count or capture (at higher 8-bit timer operation)				√	√	√	√	√	√	√	√	√	√	√	√	
	16	INTST1/ INTCSI10/ INTIIC10	UART1 transmission transfer end or buffer empty interrupt/CSI10 transfer end or buffer empty interrupt/IIC10 transfer end		00024H		√	√	√	√	Note 6	Note 6	Note 6	Note 6	Note 6	Note 6	Note 6	Note 6	Note 6
	17	INTSR1/ INTCSI11/ INTIIC11	UART1 reception transfer end/CSI11 transfer end or buffer empty interrupt/IIC11 transfer end		00026H		√	√	√	√	√	√	√	√	√	√	√	√	√

Table 21 - 1 Interrupt Source List (2/4)

Interrupt Type	Default Priority ^{Note 1}	Interrupt Source		Internal/External	Vector Table Address	Basic Configuration Type ^{Note 2}	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
		Name	Trigger														
Maskable	18	INTSRE1	UART1 reception communication error occurrence	Internal	00028H	(A)	√	√	√	√	√	√	√	√	√	√	√
		INTTM03H	End of timer channel 03 count or capture (at higher 8-bit timer operation)				√	√	√	√	√	√	√	√	√	√	√
	19	INTIICA0	End of IICA0 communication		0002AH		√	√	√	√	√	√	√	√	√	√	√
	20	INTSR0/ INTCSI01/ INTIIC01	UART0 reception transfer end/CSI01 transfer end or buffer empty interrupt/IIC01 transfer end		0002CH		√	√	√	√	√	Note 7	Note 7	Note 7	Note 7	Note 7	Note 7
	21	INTTM01	End of timer channel 01 count or capture (at 16-bit/lower 8-bit timer operation)		0002EH		√	√	√	√	√	√	√	√	√	√	√
	22	INTTM02	End of timer channel 02 count or capture		00030H		√	√	√	√	√	√	√	√	√	√	√
	23	INTTM03	End of timer channel 03 count or capture (at 16-bit/lower 8-bit timer operation)		00032H		√	√	√	√	√	√	√	√	√	√	√
	24	INTAD	End of A/D conversion		00034H		√	√	√	√	√	√	√	√	√	√	√
	25	INTRTC	Fixed-cycle signal of realtime clock/alarm match detection		00036H		√	√	√	√	√	√	√	√	√	√	√
	26	INTITL	Interval signal of 32-bit interval timer detection		00038H		√	√	√	√	√	√	√	√	√	√	√
	27	INTKR	Key return signal detection	External	0003AH	(C)	√	√	√	√	√	√	√	√	—	—	—
	28	INTST3/ INTCSI30/ INTIIC30	UART3 transmission transfer end or buffer empty interrupt/CSI30 transfer end or buffer empty interrupt/IIC30 transfer end	Internal	0003CH	(A)	√	√	√	—	—	—	—	—	—	—	—
	29	INTSR3/ INTCSI31/ INTIIC31	UART3 reception transfer end/CSI31 transfer end or buffer empty interrupt/IIC31 transfer end		0003EH		√	√	√	—	—	—	—	—	—	—	—
	30	INTTM13	End of timer channel 13 count or capture (at 16-bit/lower 8-bit timer operation)		00040H		√	√	√	—	—	—	—	—	—	—	—
	31	INTTM04	End of timer channel 04 count or capture		00042H		√	√	√	√	√	√	√	√	√	√	√
	32	INTTM05	End of timer channel 05 count or capture		00044H		√	√	√	√	√	√	√	√	√	√	√

Table 21 - 1 Interrupt Source List (3/4)

Interrupt Type	Default Priority Note 1	Interrupt Source		Internal/External	Vector Table Address	Basic Configuration Type Note 2	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin	
		Name	Trigger															
Maskable	33	INTTM06	End of timer channel 06 count or capture	Internal	00046H	(A)	√	√	√	√	√	√	√	√	√	√	√	
	34	INTTM07	End of timer channel 07 count or capture		00048H		√	√	√	√	√	√	√	√	√	√	√	
	35	INTP6	Pin input edge detection	External	0004AH	(B)	√	√	√	√	√	√	—	—	—	—	—	
	36	INTP7			0004CH		√	√	√	√	—	—	—	—	—	—	—	
	37	INTP8			0004EH		√	√	√	√	√	—	—	—	—	—		
	38	INTP9			00050H		√	√	√	√	√	—	—	—	—	—		
	39	INTFL	Reserved		00052H		√	√	√	√	√	√	√	√	√	√		
	40	INTP10	Pin input edge detection	External	00054H		√	√	√	√	√	—	—	—	—	—	—	
		INTCMP0	Comparator detection 0	Internal			√	√	√	√	√	√	√	√	√	√		
	41	INTP11	Pin input edge detection	External	00056H		√	√	√	√	√	—	—	—	—	—	—	
		INTCMP1	Comparator detection 1	Internal			√	√	√	√	√	√	√	√	√	√		
	42	INTURE0	UARTA0 reception communication error occurrence	Internal	00058H	(A)	√	√	√	√	√	√	√	√	√	—	—	
		INTTM10	End of timer channel 10 count or capture				√	√	√	—	—	—	—	—	—	—	—	—
	43	INTURE1	UARTA1 reception communication error occurrence		0005AH		√	√	√	√	√	√	—	—	—	—	—	
		INTTM11	End of timer channel 11 count or capture (at 16-bit/lower 8-bit timer operation)				√	√	√	—	—	—	—	—	—	—	—	
	44	INTTM12	End of timer channel 12 count or capture		0005CH		√	√	√	—	—	—	—	—	—	—	—	
	45	INTSRE3	UART3 reception communication error occurrence		0005EH		√	√	√	—	—	—	—	—	—	—	—	—
		INTTM13H	End of timer channel 13 count or capture (at higher 8-bit timer operation)				√	√	√	—	—	—	—	—	—	—	—	—
	46	INTCTSUWR	Request to write to a configuration register of an individual CTSU channel		00060H		√	√	√	√	√	√	√	√	√	√	√	√
	47	INTIICA1	End of IICA1 communication		00062H		√	√	√	√	√	√	√	√	—	—	—	—
	48	INTCTSURD	Request to transfer data measured by the CTSU		00064H	√	√	√	√	√	√	√	√	√	√	√	√	
	49	INTCTSUFN	End of measurement by the CTSU		00066H	√	√	√	√	√	√	√	√	√	√	√	√	
	50	INTREMC	REMC interrupt request		00068H	√	√	√	√	√	√	√	√	√	√	√	—	
	51	INTUT0	UARTA0 transmission transfer end or buffer empty interrupt		0006AH	√	√	√	√	√	√	√	√	√	√	—	—	
	52	INTUR0	UARTA0 reception transfer end		0006CH	√	√	√	√	√	√	√	√	√	√	—	—	

Table 21 - 1 Interrupt Source List (4/4)

Interrupt Type	Default Priority Note 1	Interrupt Source		Internal/External	Vector Table Address	Basic Configuration Type Note 2	128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
		Name	Trigger														
Maskable	53	INTUT1	UARTA1 transmission transfer end or buffer empty interrupt	Internal	0006EH	(A)	√	√	√	√	√	√	√	—	—	—	—
	54	INTUR1	UARTA1 reception transfer end		00070H	(A)	√	√	√	√	√	√	√	—	—	—	—
	55	INTTM14	End of timer channel 14 count or capture		00072H		√	—	—	—	—	—	—	—	—	—	—
	56	INTTM15	End of timer channel 15 count or capture		00074H		√	—	—	—	—	—	—	—	—	—	—
	57	INTTM16	End of timer channel 16 count or capture		00076H		√	—	—	—	—	—	—	—	—	—	—
	58	INTTM17	End of timer channel 17 count or capture		00078H		√	—	—	—	—	—	—	—	—	—	—
Software	—	BRK	Execution of BRK instruction	—	0007EH	(D)	√	√	√	√	√	√	√	√	√	√	√
Reset	—	RESET	RESET pin input	—	00000H	—											
		POR	Power-on-reset														
		LVD	Voltage detection														
		WDT	Overflow of watchdog timer														
		TRAP	Execution of illegal instruction														
		IAW	Illegal-memory access														
		RPE	RAM parity error														

Note 1. The default priority determines the sequence of interrupts if two or more maskable interrupts occur simultaneously. Zero indicates the highest priority and 58 indicates the lowest priority.

Note 2. Basic configuration types (A) to (D) correspond to (A) to (D) in **Figure 21 - 1**.

Note 3. When the value of bit 7 (WDTINT) in the option byte (000C0H) is 1.


Note 4. When the value of bit 6 (LVD1SEL) in the voltage detection level register (LVIS) is 0 or the value of bit 7 (LVD0SEL) in the option byte (000C1H) is 1.

Note 5. INTSR2 is only present in this product.

Note 6. INTST1 is only present in this product.

Note 7. INTSR0 is only present in this product.


Figure 21 - 1 Basic Configuration of Interrupt Function (1/2)



- Remark 1.** IF: Interrupt request flag
 IE: Interrupt enable flag
 ISP0: In-service priority flag 0
 ISP1: In-service priority flag 1
 MK: Interrupt mask flag
 PR0: Priority specification flag 0
 PR1: Priority specification flag 1

- Remark 2.** 30-, 32-, 36-, 40-, and 44-pin: n = 0 to 5
 48-pin: n = 0 to 6, 8, 9
 52-pin: n = 0 to 6, 8 to 11
 64-, 80-, 100-, and 128-pin: n = 0 to 11

Figure 21 - 1 Basic Configuration of Interrupt Function (2/2)



- Remark 1.** IF: Interrupt request flag
 IE: Interrupt enable flag
 ISP0: In-service priority flag 0
 ISP1: In-service priority flag 1
 MK: Interrupt mask flag
 PR0: Priority specification flag 0
 PR1: Priority specification flag 1

- Remark 2.** 40- and 44-pin: n = 0 to 3
 48-pin: n = 0 to 5
 52-, 64-, 80-, 100-, and 128-pin: n = 0 to 7

21.3 Registers to Control the Interrupt Functions

The following registers are used to control the interrupt functions.

- Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)
- Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)
- Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)
- External interrupt rising edge enable registers (EGP0, EGP1), External interrupt falling edge enable registers (EGN0, EGN1)
- Program status word (PSW)

Table 21 - 2 shows a list of interrupt request flags, interrupt mask flags, and priority specification flags corresponding to interrupt request sources.

Table 21 - 2 Flags Corresponding to Interrupt Request Sources (1/5)

Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
		Register		Register		Register											
INTWDTI	WDTIIF	IF0L	WDTIMK	MK0L	WDTIPR0, WDTIPR1	PR00L, PR10L	√	√	√	√	√	√	√	√	√	√	√
INTLVI ^{Note}	LVIIIF ^{Note}		LVIMK ^{Note}		LVIPR0, LVIPR1 ^{Note}		√	√	√	√	√	√	√	√	√	√	√
INTP0	PIF0		PMK0		PPR00, PPR10		√	√	√	√	√	√	√	√	√	√	√
INTP1	PIF1		PMK1		PPR01, PPR11		√	√	√	√	√	√	√	√	√	√	√
INTP2	PIF2		PMK2		PPR02, PPR12		√	√	√	√	√	√	√	√	√	√	√
INTP3	PIF3		PMK3		PPR03, PPR13		√	√	√	√	√	√	√	√	√	√	√
INTP4	PIF4		PMK4		PPR04, PPR14		√	√	√	√	√	√	√	√	√	√	√
INTP5	PIF5		PMK5		PPR05, PPR15		√	√	√	√	√	√	√	√	√	√	√

Note The DLVD0F and DLVD1F bits of the LVIM register can be used to confirm which voltage detector has issued the given interrupt, LVD0 or LVD1. For details, see **26.3.1 Voltage detection register (LVIM)**.

Table 21 - 2 Flags Corresponding to Interrupt Request Sources (2/5)

Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
		Register		Register		Register											
INTST2 ^{Note 1}	STIF2 ^{Note 1}	IF0H	STMK2 ^{Note 1}	MK0H	STPR02, STPR12 ^{Note 1}	PR00H, PR10H	√	√	√	√	√	√	√	√	√	√	√
INTCSI20 ^{Note 1}	CSIF20 ^{Note 1}		CSIMK20 ^{Note 1}		CSIPR020, CSIPR120 ^{Note 1}		√	√	√	√	√	√	√	√	√	√	√
INTIIC20 ^{Note 1}	IICIF20 ^{Note 1}		IICMK20 ^{Note 1}		IICPR020, IICPR120 ^{Note 1}		√	√	√	√	√	√	√	√	√	√	√
INTSR2 ^{Note 2}	SRIF2 ^{Note 2}		SRMK2 ^{Note 2}		SRPR02, SRPR12 ^{Note 2}		√	√	√	√	√	√	√	√	√	√	√
INTCSI21 ^{Note 2}	CSIF21 ^{Note 2}		CSIMK21 ^{Note 2}		CSIPR021, CSIPR121 ^{Note 2}		√	√	√	√	√	√	√	√	—	—	—
INTIIC21 ^{Note 2}	IICIF21 ^{Note 2}		IICMK21 ^{Note 2}		IICPR021, IICPR121 ^{Note 2}		√	√	√	√	√	√	√	√	—	—	—
INTSRE2 ^{Note 3}	SREIF2 ^{Note 3}		SREMK2 ^{Note 3}		SREPR02, SREPR12 ^{Note 3}		√	√	√	√	√	√	√	√	√	√	√
INTTM11H ^{Note 3}	TMIF11H ^{Note 3}		TMMK11H ^{Note 3}		TMPR011H, TMPR111H ^{Note 3}		√	√	√	—	—	—	—	—	—	—	—
INTELCL	ELCLIF		ELCLMK		ELCLPR0, ELCLPR1		√	√	√	√	√	√	√	√	√	√	√
INTSMSE	SMSEIF		SMSEMK		SMSEPR0, SMSEPR1		√	√	√	√	√	√	√	√	√	√	√
INTST0 ^{Note 4}	STIF0 ^{Note 4}		STMK0 ^{Note 4}		STPR00, STPR10 ^{Note 4}		√	√	√	√	√	√	√	√	√	√	√
INTCSI00 ^{Note 4}	CSIF00 ^{Note 4}		CSIMK00 ^{Note 4}		CSIPR000, CSIPR100 ^{Note 4}		√	√	√	√	√	√	√	√	√	√	√
INTIIC00 ^{Note 4}	IICIF00 ^{Note 4}		IICMK00 ^{Note 4}		IICPR000, IICPR100 ^{Note 4}		√	√	√	√	√	√	√	√	√	√	√
INTTM00	TMIF00		TMMK00		TMPR000, TMPR100		√	√	√	√	√	√	√	√	√	√	√
INTSRE0 ^{Note 5}	SREIF0 ^{Note 5}		SREMK0 ^{Note 5}		SREPR00, SREPR10 ^{Note 5}		√	√	√	√	√	√	√	√	√	√	√
INTTM01H ^{Note 5}	TMIF01H ^{Note 5}		TMMK01H ^{Note 5}		TMPR001H, TMPR101H ^{Note 5}		√	√	√	√	√	√	√	√	√	√	√

- Note 1.** If one of the interrupt sources INTST2, INTCSI20, and INTIIC20 is generated, bit 0 of the IF0H register is set to 1. Bit 0 of the MK0H, PR00H, and PR10H registers supports these three interrupt sources.
- Note 2.** If one of the interrupt sources INTSR2, INTCSI21, and INTIIC21 is generated, bit 1 of the IF0H register is set to 1. Bit 1 of the MK0H, PR00H, and PR10H registers supports these three interrupt sources.
- Note 3.** Do not use a UART2 reception error interrupt and an interrupt of channel 1 of TAU1 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART2 reception error interrupt is not used (EOC01 = 0), UART2 and channel 1 of TAU1 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE2 and INTTM11H is generated, bit 2 of the IF0H register is set to 1. Bit 2 of the MK0H, PR00H, and PR10H registers supports these two interrupt sources.
- Note 4.** If one of the interrupt sources INTST0, INTCSI00, and INTIIC00 is generated, bit 5 of the IF0H register is set to 1. Bit 5 of the MK0H, PR00H, and PR10H registers supports these three interrupt sources.
- Note 5.** Do not use a UART0 reception error interrupt and an interrupt of channel 1 of TAU0 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART0 reception error interrupt is not used (EOC01 = 0), UART0 and channel 1 of TAU0 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE0 and INTTM01H is generated, bit 7 of the IF0H register is set to 1. Bit 7 of the MK0H, PR00H, and PR10H registers supports these two interrupt sources.

Table 21 - 2 Flags Corresponding to Interrupt Request Sources (3/5)

Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin		
		Register		Register		Register													
INTST1Note 1	STIF1Note 1	IF1L	STMK1Note 1	MK1L	STPR01, STPR11Note 1	PR01L, PR11L	√	√	√	√	√	√	√	√	√	√	√		
INTCSI10 Note 1	CSIIF10Note 1		CSIMK10Note 1		CSIPR010,CSIPR110 Note 1		√	√	√	√	—	—	—	—	—	—	—	—	—
INTIIC10Note 1	IICIF10Note 1		IICMK10Note 1		IICPR010, IICPR110 Note 1		√	√	√	√	—	—	—	—	—	—	—	—	—
INTSR1Note 2	SRIF1Note 2		SRMK1Note 2		SRPR01, SRPR11Note 2		√	√	√	√	√	√	√	√	√	√	√	√	√
INTCSI11 Note 2	CSIIF11Note 2		CSIMK11Note 2		CSIPR011, CSIPR111 Note 2		√	√	√	√	√	√	√	√	√	√	√	√	√
INTIIC11Note 2	IICIF11Note 2		IICMK11Note 2		IICPR011, IICPR111Note 2		√	√	√	√	√	√	√	√	√	√	√	√	√
INTSRE1 Note 3	SREIF1Note 3		SREMK1Note 3		SREPR01, SREPR11 Note 3		√	√	√	√	√	√	√	√	√	√	√	√	√
INTTM03H Note 3	TMIF03HNote 3		TMMK03HNote 3		TMPR003H,TMPR103H Note 3		√	√	√	√	√	√	√	√	√	√	√	√	√
INTIICA0	IICAIF0		IICAMK0		IICAPR00, IICAPR10		√	√	√	√	√	√	√	√	√	√	√	√	√
INTSR0Note 4	SRIF0Note 4		SRMK0Note 4		SRPR00, SRPR10Note 4		√	√	√	√	√	√	√	√	√	√	√	√	√
INTCSI01 Note 4	CSIIF01Note 4		CSIMK01Note 4		CSIPR001, CSIPR101Note 4		√	√	√	√	√	√	—	—	—	—	—	—	—
INTIIC01Note 4	IICIF01Note 4		IICMK01Note 4		IICPR001, IICPR101 Note 4		√	√	√	√	√	√	—	—	—	—	—	—	—
INTTM01	TMIF01		TMMK01		TMPR001, TMPR101		√	√	√	√	√	√	√	√	√	√	√	√	√
INTTM02	TMIF02		TMMK02		TMPR002, TMPR102		√	√	√	√	√	√	√	√	√	√	√	√	√
INTTM03	TMIF03		TMMK03		TMPR003, TMPR103		√	√	√	√	√	√	√	√	√	√	√	√	√
INTAD	ADIF	IF1H	ADMK	MK1H	ADPR0, ADPR1	PR01H, PR11H	√	√	√	√	√	√	√	√	√	√	√		
INTRTC	RTCIF		RTCMK		RTCPR0, RTCPR1		√	√	√	√	√	√	√	√	√	√	√	√	
INTITL	ITLIF		ITLMK		ITLPR0, ITLPR1		√	√	√	√	√	√	√	√	√	√	√	√	
INTKR	KRIF		KRMK		KRPR0, KRPR1		√	√	√	√	√	√	√	√	√	—	—	—	—
INTST3Note 5	STIF3Note 5		STMK3Note 5		STPR03, STPR13Note 5		√	√	√	—	—	—	—	—	—	—	—	—	—
INTCSI30 Note 5	CSIIF30Note 5		CSIMK30Note 5		CSIPR030, CSIPR130Note 5		√	√	√	—	—	—	—	—	—	—	—	—	—
INTIIC30Note 5	IICIF30Note 5		IICMK30Note 5		IICPR030, IICPR130 Note 5		√	√	√	—	—	—	—	—	—	—	—	—	—
INTSR3Note 6	SRIF3Note 6		SRMK3Note 6		SRPR03, SRPR13Note 6		√	√	√	—	—	—	—	—	—	—	—	—	—
INTCSI31 Note 6	CSIIF31Note 6		CSIMK31Note 6		CSIPR031, CSIPR131Note 6		√	√	√	—	—	—	—	—	—	—	—	—	—
INTIIC31Note 6	IICIF31Note 6		IICMK31Note 6		IICPR031, IICPR131 Note 6		√	√	√	—	—	—	—	—	—	—	—	—	—
INTTM13	TMIF13		TMMK13		TMPR013, TMPR113		√	√	√	—	—	—	—	—	—	—	—	—	—
INTTM04	TMIF04		TMMK04		TMPR004, TMPR104		√	√	√	√	√	√	√	√	√	√	√	√	√

- Note 1.** If one of the interrupt sources INTST1, INTCSI10, and INTIIC10 is generated, bit 0 of the IF1L register is set to 1. Bit 0 of the MK1L, PR01L, and PR11L registers supports these three interrupt sources.
- Note 2.** If one of the interrupt sources INTSR1, INTCSI11, and INTIIC11 is generated, bit 1 of the IF1L register is set to 1. Bit 1 of the MK1L, PR01L, and PR11L registers supports these three interrupt sources.
- Note 3.** Do not use a UART1 reception error interrupt and an interrupt of channel 3 of TAU0 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART1 reception error interrupt is not used (EOC03 = 0), UART1 and channel 3 of TAU0 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE1 and INTTM03H is generated, bit 2 of the IF1L register is set to 1. Bit 2 of the MK1L, PR01L, and PR11L registers supports these two interrupt sources.

- Note 4.** If one of the interrupt sources INTSR0, INTCSI01, and INTIIC01 is generated, bit 4 of the IF1L register is set to 1. Bit 4 of the MK1L, PR01L, and PR11L registers supports these three interrupt sources.
- Note 5.** If one of the interrupt sources INTST3, INTCSI30, and INTIIC30 is generated, bit 4 of the IF1H register is set to 1. Bit 4 of the MK1H, PR01H, and PR11H registers supports these three interrupt sources.
- Note 6.** If one of the interrupt sources INTSR3, INTCSI31, and INTIIC31 is generated, bit 5 of the IF1H register is set to 1. Bit 5 of the MK1H, PR01H, and PR11H registers supports these three interrupt sources.

Table 21 - 2 Flags Corresponding to Interrupt Request Sources (4/5)

Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
		Register		Register		Register											
INTTM05	TMIF05	IF2L	TMMK05	MK2L	TMPR005, TMPR105	PR02L, PR12L	√	√	√	√	√	√	√	√	√	√	√
INTTM06	TMIF06		TMMK06		TMPR006, TMPR106		√	√	√	√	√	√	√	√	√	√	√
INTTM07	TMIF07		TMMK07		TMPR007, TMPR107		√	√	√	√	√	√	√	√	√	√	√
INTP6	PIF6		PMK6		PPR06, PPR16		√	√	√	√	√	—	—	—	—	—	—
INTP7	PIF7		PMK7		PPR07, PPR17		√	√	√	√	—	—	—	—	—	—	—
INTP8	PIF8		PMK8		PPR08, PPR18		√	√	√	√	√	—	—	—	—	—	—
INTP9	PIF9		PMK9		PPR09, PPR19		√	√	√	√	√	—	—	—	—	—	—
INTFL	FLIF		FLMK		FLPR0, FLPR1		√	√	√	√	√	√	√	√	√	√	√
INTP10 ^{Note 1}	PIF10 ^{Note 1}	IF2H	PMK10 ^{Note 1}	MK2H	PPR010, PPR110 ^{Note 1}	PR02H, PR12H	√	√	√	√	√	—	—	—	—	—	—
INTCMP0 ^{Note 1}	CMPIF0 ^{Note 1}		CMPMK0 ^{Note 1}		CMPPR00, CMPPR10 ^{Note 1}		√	√	√	√	√	√	√	√	√	√	√
INTP11 ^{Note 2}	PIF11 ^{Note 2}		PMK11 ^{Note 2}		PPR011, PPR111 ^{Note 2}		√	√	√	√	√	—	—	—	—	—	—
INTCMP1 ^{Note 2}	CMPIF1 ^{Note 2}		CMPMK1 ^{Note 2}		CMPPR01, CMPPR11 ^{Note 2}		√	√	√	√	√	√	√	√	√	√	√
INTURE0 ^{Note 3}	UREIF0 ^{Note 3}		UREMK0 ^{Note 3}		UREPR00, UREPR10 ^{Note 3}		√	√	√	√	√	√	√	√	—	—	—
INTTM10 ^{Note 3}	TMIF10 ^{Note 3}		TMMK10 ^{Note 3}		TMPR010, TMPR110 ^{Note 3}		√	√	√	—	—	—	—	—	—	—	—
INTURE1 ^{Note 4}	UREIF1 ^{Note 4}		UREMK1 ^{Note 4}		UREPR01, UREPR11 ^{Note 4}		√	√	√	√	√	√	—	—	—	—	—
INTTM11 ^{Note 4}	TMIF11 ^{Note 4}		TMMK11 ^{Note 4}		TMPR011, TMPR111 ^{Note 4}		√	√	√	—	—	—	—	—	—	—	—
INTTM12	TMIF12		TMMK12		TMPR012, TMPR112		√	√	√	—	—	—	—	—	—	—	—
INTSRE3 ^{Note 5}	SREIF3 ^{Note 5}		SREMK3 ^{Note 5}		SREPR03, SREPR13 ^{Note 5}		√	√	√	—	—	—	—	—	—	—	—
INTTM13H ^{Note 5}	TMIF13H ^{Note 5}		TMMK13H ^{Note 5}		TMPR013H, TMPR113H ^{Note 5}		√	√	√	—	—	—	—	—	—	—	—
INTCTSUWR	CTSUWRIF		CTSUWRMK		CTSUWRPR0, CTSUWRPR1		√	√	√	√	√	√	√	√	√	√	√
INTIICA1	IICAIF1		IICAMK1		IICAPR01, IICAPR11		√	√	√	√	√	√	—	—	—	—	—

Note 1. Do not use INTP10 and comparator 0 at the same time because they share the same flag as interrupt request sources. If an interrupt from either the INTP10 or INTCMP0 source is generated, bit 0 of the IF2H register is set to 1. Bit 0 of the MK2H, PR02H, and PR12H registers supports these two interrupt sources.

Note 2. Do not use INTP11 and comparator 1 at the same time because they share the same flag as interrupt request sources. If an interrupt from either the INTP11 or INTCMP1 source is generated, bit 1 of the IF2H register is set to 1. Bit 1 of the MK2H, PR02H, and PR12H registers supports these two interrupt sources.

Note 3. Do not use a UARTA0 reception error interrupt and an interrupt of channel 0 of TAU1 (at lower 8-bit timer operation) at the same time because they share flags for the interrupt request sources.
If the UARTA0 reception error interrupt is not used (ISRMA0 = 1), UARTA0 and channel 0 of TAU1 (at lower 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTURE0 and INTTM10 is generated, bit 2 of the IF2H register is set to 1. Bit 2 of the MK2H, PR02H, and PR12H registers supports these two interrupt sources.

Note 4. Do not use a UARTA1 reception error interrupt and an interrupt of channel 1 of TAU1 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources.
If the UARTA1 reception error interrupt is not used (ISRMA1 = 1), UARTA1 and channel 1 of TAU1 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTURE1 and INTTM11 is generated, bit 3 of the IF2H register is set to 1. Bit 3 of the MK2H, PR02H, and PR12H registers supports these two interrupt sources.

Note 5. Do not use a UART3 reception error interrupt and an interrupt of channel 3 of TAU1 (at higher 8-bit timer operation) at the same time because they share flags for the interrupt request sources. If the UART3 reception error interrupt is not used (EOC03 = 0), UART3 and channel 3 of TAU1 (at higher 8-bit timer operation) can be used at the same time. If one of the interrupt sources INTSRE3 and INTTM13H is generated, bit 4 of the IF2H register is set to 1. Bit 4 of the MK2H, PR02H, and PR12H registers supports these two interrupt sources.

Table 21 - 2 Flags Corresponding to Interrupt Request Sources (5/5)

Interrupt Source	Interrupt Request Flag		Interrupt Mask Flag		Priority Specification Flag		128-pin	100-pin	80-pin	64-pin	52-pin	48-pin	44-pin	40-pin	36-pin	32-pin	30-pin
		Register		Register		Register											
INTCTSURD	CTSURDIF	IF3L	CTSURDMK	MK3L	CTSURDPR0, CTSURDPR1	PR03L, PR13L	√	√	√	√	√	√	√	√	√	√	√
INTCTSUFN	CTSUFNIF		CTSUFNMK		CTSUFNPR0, CTSUFNPR1		√	√	√	√	√	√	√	√	√	√	√
INTREMC	REMCIF		REMCMK		REMCPR0, REMCPR1		√	√	√	√	√	√	√	√	√	√	—
INTUT0	UTIF0		UTMK0		UTPR00, UTPR10		√	√	√	√	√	√	√	√	√	—	—
INTUR0	URIF0		URMK0		URPR00, URPR10		√	√	√	√	√	√	√	√	√	—	—
INTUT1	UTIF1		UTMK1		UTPR01, UTPR11		√	√	√	√	√	√	—	—	—	—	—
INTUR1	URIF1		URMK1		URPR01, URPR11		√	√	√	√	√	√	—	—	—	—	—
INTTM14	TMIF14		TMMK14		TMPR014, TMPR114		√	—	—	—	—	—	—	—	—	—	—
INTTM15	TMIF15	IF3H	TMMK15	MK3H	TMPR015, TMPR115	PR03H, PR13H	√	—	—	—	—	—	—	—	—	—	—
INTTM16	TMIF16		TMMK16		TMPR016, TMPR116		√	—	—	—	—	—	—	—	—	—	—
INTTM17	TMIF17		TMMK17		TMPR017, TMPR117		√	—	—	—	—	—	—	—	—	—	—

21.3.1 Interrupt request flag registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H)

The interrupt request flags are set to 1 when the corresponding interrupt request is generated or an instruction is executed. They are cleared to 0 when the given interrupt request is acknowledged, a reset signal is generated, or an instruction is executed.

When an interrupt is acknowledged, the interrupt request flag is automatically cleared and then the interrupt routine is entered.

The IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, and IF3H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the IF0L and IF0H registers, the IF1L and IF1H registers, the IF2L and IF2H registers, and the IF3L and IF3H registers are combined to form 16-bit registers IF0, IF1, IF2, and IF3, they can be set by a 16-bit memory manipulation instruction.

The value of each register is 00H following a reset.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 21 - 2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H) (1/2)

Address: FFFE0H
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0L	PIF5	PIF4	PIF3	PIF2	PIF1	PIF0	LVIIF	WDTIIF

Address: FFFE1H
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF0H	SREIF0 TMIF01H	TMIF00	STIF0 CSIF00 IICIF00	SMSEIF	ELCLIF	SREIF2 TMIF11H	SRIF2 CSIF21 IICIF21	STIF2 CSIF20 IICIF20

Address: FFFE2H
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF1L	TMIF03	TMIF02	TMIF01	SRIF0 CSIF01 IICIF01	IICAIF0	SREIF1 TMIF03H	SRIF1 CSIF11 IICIF11	STIF1 CSIF10 IICIF10

Address: FFFE3H
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF1H	TMIF04	TMIF13	SRIF3 CSIF31 IICIF31	STIF3 CSIF30 IICIF30	KRIF	ITLIF	RTCIF	ADIF

Figure 21 - 2 Format of Interrupt Request Flag Registers (IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H) (2/2)

Address: FFFD0H
 After reset: 00H
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF2L	FLIF	PIF9	PIF8	PIF7	PIF6	TMIF07	TMIF06	TMIF05

Address: FFFD1H
 After reset: 00H
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF2H	IICAIF1	CTSUWRIF	SREIF3 TMIF13H	TMIF12	UREIF1 TMIF11	UREIF0 TMIF10	PIF11 CMPIF1	PIF10 CMPIF0

Address: FFFD2H
 After reset: 00H
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
IF3L	TMIF14	URIF1	UTIF1	URIF0	UTIF0	REMCIF	CTSUFNIF	CTSURDIF

Address: FFFD3H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	<2>	<1>	<0>
IF3H	0	0	0	0	0	TMIF17	TMIF16	TMIF15

xxIFx	Interrupt request flag
0	No interrupt request signal is generated
1	Indicates the generation of the interrupt request signal and the interrupt request currently being in the active state.

Caution 1. The available registers and bits differ depending on the product. For details about the registers and bits available for each product, see Table 21 - 2. Be sure to set bits that are not available to the initial value.

Caution 2. When manipulating a flag of the interrupt request flag register, use a 1-bit memory manipulation instruction (CLR1). When describing in C language, use a bit manipulation instruction such as “IF0L.0 = 0;” or “_asm(“clr1 IF0L.0”);” because the compiled assembler must be a 1-bit memory manipulation instruction (CLR1).

If a program is described in C language using an 8-bit memory manipulation instruction such as “IF0L &= 0xfe;” and compiled, it becomes the assembler of three instructions.

```
mov a, IF0L
and a, #0FEH
mov IF0L, a
```

In this case, even if the request flag of the another bit of the same interrupt request flag register (IF0L) is set to 1 at the timing between “mov a, IF0L” and “mov IF0L, a”, the flag is cleared to 0 at “mov IF0L, a”. Therefore, care must be exercised when using an 8-bit memory manipulation instruction in C language.

21.3.2 Interrupt mask flag registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H)

The interrupt mask flags are used to enable/disable the corresponding maskable interrupt.

The MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, and MK3H registers can be set by a 1-bit or 8-bit memory manipulation instruction. When the MK0L and MK0H registers, the MK1L and MK1H registers, and the MK2L and MK2H registers, and the MK3L and MK3H registers are combined to form 16-bit registers MK0, MK1, MK2, and MK3, they can be set by a 16-bit memory manipulation instruction.

The value of each register is FFH following a reset.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 21 - 3 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H) (1/2)

Address: FFFE4H

After reset: FFH

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0L	PMK5	PMK4	PMK3	PMK2	PMK1	PMK0	LVIMK	WDTIMK

Address: FFFE5H

After reset: FFH

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK0H	SREMK0 TMMK01H	TMMK00	STMK0 CSIMK00 IICMK00	SMSEMK	ELCLMK	SREMK2 TMMK11H	SRMK2 CSIMK21 IICMK21	STMK2 CSIMK20 IICMK20

Address: FFFE6H

After reset: FFH

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK1L	TMMK03	TMMK02	TMMK01	SRMK0 CSIMK01 IICMK01	IICAMK0	SREMK1 TMMK03H	SRMK1 CSIMK11 IICMK11	STMK1 CSIMK10 IICMK10

Address: FFFE7H

After reset: FFH

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK1H	TMMK04	TMMK13	SRMK3 CSIMK31 IICMK31	STMK3 CSIMK30 IICMK30	KRMK	ITLMK	RTCMK	ADMK

Figure 21 - 3 Format of Interrupt Mask Flag Registers (MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H) (2/2)

Address: FFFD4H
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK2L	FLMK	PMK9	PMK8	PMK7	PMK6	TMMK07	TMMK06	TMMK05

Address: FFFD5H
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK2H	IICAMK1	CTSUWRM K	SREMK3 TMMK13H	TMMK12	UREMK1 TMMK11	UREMK0 TMMK10	PMK11 CMPMK1	PMK10 CMPMK0

Address: FFFD6H
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
MK3L	TMMK14	URMK1	UTMK1	URMK0	UTMK0	REMCMK	CTSUFNMK	CTSURDMK

Address: FFFD7H
 After reset: FFH
 R/W: R/W

Symbol	7	6	5	4	3	<2>	<1>	<0>
MK3H	1	1	1	1	1	TMMK17	TMMK16	TMMK15

xxMKx	Interrupt servicing control
0	Interrupt servicing enabled
1	Interrupt servicing disabled

Caution The available registers and bits differ depending on the product. For details about the registers and bits available for each product, see Table 21 - 2. Be sure to set bits that are not available to the initial value.

21.3.3 Priority specification flag registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H)

The priority specification flag registers are used to set the corresponding maskable interrupt priority level.

A priority level is set by using the PR0xy and PR1xy registers in combination (xy = 0L, 0H, 1L, 1H, 2L, 2H, 3L, or 3H).

The PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, and PR13H registers can be set by a 1-bit or 8-bit memory manipulation instruction. If the PR00L and PR00H registers, the PR01L and PR01H registers, the PR02L and PR02H registers, the PR03L and PR03H registers, the PR10L and PR10H registers, the PR11L and PR11H registers, the PR12L and PR12H registers, and the PR13L and PR13H registers are combined to form 16-bit registers PR00, PR01, PR02, PR03, PR10, PR11, PR12, and PR13, they can be set by a 16-bit memory manipulation instruction.

The value of each register is FFH following a reset.

Remark If an instruction that writes data to this register is executed, the number of instruction execution clocks increases by 2 clocks.

Figure 21 - 4 Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H) (1/4)

Address: FFFE8H
After reset: FFH
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00L	PPR05	PPR04	PPR03	PPR02	PPR01	PPR00	LVIPR0	WDTIPR0

Address: FFFECH
After reset: FFH
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10L	PPR15	PPR14	PPR13	PPR12	PPR11	PPR10	LVIPR1	WDTIPR1

Address: FFFE9H
After reset: FFH
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR00H	SREPR00 TMPR001H	TMPR000	STPR00 CSIPR000 IICPR000	SMSEPR0	ELCLPR0	SREPR02 TMPR011H	SRPR02 CSIPR021 IICPR021	STPR02 CSIPR020 IICPR020

Figure 21 - 4 Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H) (2/4)

Address: FFFEDH
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR10H	SREPR10 TMPR101H	TMPR100	STPR10 CSIPR100 IICPR100	SMSEPR1	ELCLPR1	SREPR12 TMPR111H	SRPR12 CSIPR121 IICPR121	STPR12 CSIPR120 IICPR120

Address: FFFEAH
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR01L	TMPR003	TMPR002	TMPR001	SRPR00 CSIPR001 IICPR001	IICAPR00	SREPR01 TMPR003H	SRPR01 CSIPR011 IICPR011	STPR01 CSIPR010 IICPR010

Address: FFFEEH
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR11L	TMPR103	TMPR102	TMPR101	SRPR10 CSIPR101 IICPR101	IICAPR10	SREPR11 TMPR103H	SRPR11 CSIPR111 IICPR111	STPR11 CSIPR110 IICPR110

Address: FFFEBH
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR01H	TMPR004	TMPR013	SRPR03 CSIPR031 IICPR031	STPR03 CSIPR030 IICPR030	KRPR0	ITLPR0	RTCPR0	ADPR0

Address: FFFE FH
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR11H	TMPR104	TMPR113	SRPR13 CSIPR131 IICPR131	STPR13 CSIPR130 IICPR130	KRPR1	ITLPR1	RTCPR1	ADPR1

Figure 21 - 4 Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H) (3/4)

Address: FFFD8H
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR02L	FLPR0	PPR09	PPR08	PPR07	PPR06	TMPR007	TMPR006	TMPR005

Address: FFFDCH
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR12L	FLPR1	PPR19	PPR18	PPR17	PPR16	TMPR107	TMPR106	TMPR105

Address: FFFD9H
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR02H	IICAPR01	CTSUWRP R0	SREPR03 TMPR013H	TMPR012	UREPR01 TMPR011	UREPR00 TMPR010	PPR011 CMPPR01	PPR010 CMPPR00

Address: FFFDDH
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR12H	IICAPR11	CTSUWRP R1	SREPR13 TMPR113H	TMPR112	UREPR11 TMPR111	UREPR10 TMPR110	PPR111 CMPPR11	PPR110 CMPPR10

Address: FFFDAH
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR03L	TMPR014	URPR01	UTPR01	URPR00	UTPR00	REMCPR0	CTSUFNPR 0	CTSURDPR 0

Address: FFFDEH
 After reset: FFH
 R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PR13L	TMPR114	URPR11	UTPR11	URPR10	UTPR10	REMCPR1	CTSUFNPR 1	CTSURDPR 1

Figure 21 - 4 Format of Priority Specification Flag Registers (PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, PR13H) (4/4)

Address: FFFDBH

After reset: FFH

R/W: R/W

Symbol	7	6	5	4	3	<2>	<1>	<0>
PR03H	1	1	1	1	1	TMPR017	TMPR016	TMPR015

Address: FFFDFH

After reset: FFH

R/W: R/W

Symbol	7	6	5	4	3	<2>	<1>	<0>
PR13H	1	1	1	1	1	TMPR117	TMPR116	TMPR115

xxPR1x	xxPR0x	Priority level selection
0	0	Specify level 0 (high priority level)
0	1	Specify level 1
1	0	Specify level 2
1	1	Specify level 3 (low priority level)

Caution The available registers and bits differ depending on the product. For details about the registers and bits available for each product, see Table 21 - 2. Be sure to set bits that are not available to the initial value.

21.3.4 External interrupt rising edge enable registers (EGP0, EGP1), External interrupt falling edge enable registers (EGN0, EGN1)

These registers specify the valid edge for INTp0 to INTp11.

The EGP0, EGP1, EGN0, and EGN1 registers can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of each register is 00H following a reset.

Figure 21 - 5 Format of External Interrupt Rising Edge Enable Registers (EGP0, EGP1) and External Interrupt Falling Edge Enable Registers (EGN0, EGN1)

Address: FFF38H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
EGP0	EGP7	EGP6	EGP5	EGP4	EGP3	EGP2	EGP1	EGP0

Address: FFF39H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
EGN0	EGN7	EGN6	EGN5	EGN4	EGN3	EGN2	EGN1	EGN0

Address: FFF3AH

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
EGP1	0	0	0	0	EGP11	EGP10	EGP9	EGP8

Address: FFF3BH

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
EGN1	0	0	0	0	EGN11	EGN10	EGN9	EGN8

EGPn	EGNn	INTPn pin valid edge selection (n = 0 to 11)
0	0	Edge detection disabled
0	1	Falling edge
1	0	Rising edge
1	1	Both rising and falling edges

Table 21 - 3 shows the ports corresponding to the EGPn and EGNn bits.

Table 21 - 3 Interrupt Request Signals Corresponding to EGPn and EGNn Bits

Detection Enable Bit		Interrupt Request Signal	64-, 80-, 100-, and 128-pin	52-pin	48-pin	30-, 32-, 36-, 40-, and 44-pin
EGP0	EGN0	INTP0	√	√	√	√
EGP1	EGN1	INTP1	√	√	√	√
EGP2	EGN2	INTP2	√	√	√	√
EGP3	EGN3	INTP3	√	√	√	√
EGP4	EGN4	INTP4	√	√	√	√
EGP5	EGN5	INTP5	√	√	√	√
EGP6	EGN6	INTP6	√	√	√	—
EGP7	EGN7	INTP7	√	—	—	—
EGP8	EGN8	INTP8	√	√	√	—
EGP9	EGN9	INTP9	√	√	√	—
EGP10	EGN10	INTP10	√	√	—	—
EGP11	EGN11	INTP11	√	√	—	—

Caution When the input port pins used for the external interrupt functions are switched to the output mode, the INTPn interrupt might be generated upon detection of a valid edge. When switching the input port pins to the output mode, set the port mode register (PMxx) to 0 after disabling the edge detection (by setting EGPn and EGNn to 0).

Remark 1. For edge detection ports, see 2.1 Functions of Port Pins.


Remark 2. n = 0 to 11

21.3.5 Program status word (PSW)

The program status word is a register used to hold the instruction execution result and the current state for an interrupt request. The IE flag that sets maskable interrupt enable/disable and the ISP0 and ISP1 flags that control multiple interrupt servicing are mapped to the PSW.

Besides 8-bit read/write, this register can carry out operations using bit manipulation instructions and dedicated instructions (EI and DI). When a vectored interrupt request is acknowledged, if the BRK instruction is executed, the contents of the PSW are automatically saved into a stack and the IE flag is reset to 0. Upon acknowledgment of a maskable interrupt request, if the value of the priority specification flag register of the acknowledged interrupt is not 00, its value minus 1 is transferred to the ISP0 and ISP1 flags. The PSW contents are also saved into the stack with the PUSH PSW instruction. They are restored from the stack with the RETI, RETB, and POP PSW instructions. The value of the PSW is 06H following a reset.

Figure 21 - 6 Configuration of Program Status Word



21.4 Interrupt Servicing Operations

21.4.1 Maskable interrupt request acknowledgment

A maskable interrupt request becomes acknowledgeable when the interrupt request flag is set to 1 and the mask (MK) flag corresponding to that interrupt request is cleared to 0. A vectored interrupt request is acknowledged if interrupts are in the interrupt enabled state (when the IE flag is set to 1). However, a low-priority interrupt request is not acknowledged during servicing of a higher priority interrupt request.

The times from generation of a maskable interrupt request until vectored interrupt servicing is performed are listed in **Table 21 - 4** below.

For the interrupt request acknowledgment timing, see **Figure 21 - 8** and **Figure 21 - 9**.

Table 21 - 4 Times from Generation of Maskable Interrupt Request until Servicing

	Minimum Time	Maximum Time ^{Note}
Servicing time	9 clocks	16 clocks

Note Maximum time does not apply when an instruction from the internal RAM area is executed.

Remark 1 clock: 1/fCLK (fCLK: CPU clock)

If two or more maskable interrupt requests are generated simultaneously, the request with a higher priority level specified in the priority specification flag is acknowledged first. If two or more interrupt requests have the same priority level, the request with the highest default priority is acknowledged first.


An interrupt request that is held pending is acknowledged when it becomes acknowledgeable.

Figure 21 - 7 shows the interrupt request acknowledgment algorithm.

If a maskable interrupt request is acknowledged, the contents are saved into the stacks in the order of PSW, then PC, the IE flag is reset (0), and the contents of the priority specification flag corresponding to the acknowledged interrupt are transferred to the ISP1 and ISP0 flags. The vector table data determined for each interrupt request is loaded into the PC and program control branches to the specified servicing.

Restoring from an interrupt is possible by using the RETI instruction.

Figure 21 - 7 Interrupt Request Acknowledgment Processing Algorithm




Note For the default priority, refer to **Table 21 - 1 Interrupt Source List**.

Remark


- xxIF: Interrupt request flag
- xxMK: Interrupt mask flag
- xxPR0: Priority specification flag 0
- xxPR1: Priority specification flag 1
- IE: Flag that controls acknowledgment of maskable interrupt request (1 = Enable, 0 = Disable)
- ISP0, ISP1: Flags that indicate the priority level of the interrupt currently being serviced (see **Figure 21 - 6**)

Figure 21 - 8 Interrupt Request Acknowledgment Timing (Minimum Time)



Remark 1 clock: $1/f_{CLK}$ (f_{CLK} : CPU clock)

Figure 21 - 9 Interrupt Request Acknowledgment Timing (Maximum Time)



Remark 1 clock: $1/f_{CLK}$ (f_{CLK} : CPU clock)

21.4.2 Software interrupt request acknowledgment

A software interrupt request is acknowledged by BRK instruction execution. Software interrupts cannot be disabled.

If a software interrupt request is acknowledged, the contents are saved into the stacks in the order of the program status word (PSW), then program counter (PC), the IE flag is reset (0), the contents of the vector table (0007EH, 0007FH) are loaded into the PC, and program control branches to the specified servicing.

Restoring from a software interrupt is possible by using the RETB instruction.

Caution The RETI instruction cannot be used for restoring from the software interrupt.

21.4.3 Multiple interrupt servicing

Multiple interrupt servicing occurs when another interrupt request is acknowledged during execution of an interrupt.

Multiple interrupt servicing does not occur unless the interrupt request acknowledgment enabled state is selected (IE = 1). When an interrupt request is acknowledged, interrupt request acknowledgment becomes disabled (IE = 0).

Therefore, to enable multiple interrupt servicing, it is necessary to set the IE flag to 1 with the EI instruction during interrupt servicing to enable interrupt acknowledgment.

Moreover, even if interrupts are enabled, multiple interrupt servicing may not be enabled, this being subject to interrupt priority control. Two types of priority control are available: default priority control and programmable priority control.

Programmable priority control is used for multiple interrupt servicing.

In the interrupt enabled state, if an interrupt request with a priority higher than that of the interrupt currently being serviced is generated, it is acknowledged for multiple interrupt servicing. If an interrupt with a priority equal to or lower than that of the interrupt currently being serviced is generated during interrupt servicing, it is not acknowledged for multiple interrupt servicing. However, when setting the IE flag to 1 during the interruption at level 0, other level 0 interruptions can be allowed. Interrupt requests that are not enabled because interrupts are in the interrupt disabled state or because they have a lower priority are held pending. When servicing of the current interrupt ends, the pending interrupt request is acknowledged following execution of at least one main processing instruction.

Table 21 - 5 shows relationship between interrupt requests enabled for multiple interrupt servicing and **Figure 21 - 10** shows multiple interrupt servicing examples.

Table 21 - 5 Relationship between Interrupt Requests Enabled for Multiple Interrupt Servicing during Interrupt Servicing

Multiple Interrupt Request Maskable Interrupt		Maskable Interrupt Request								Software Interrupt Request
		Priority Level 0 (PR = 00)		Priority Level 1 (PR = 01)		Priority Level 2 (PR = 10)		Priority Level 3 (PR = 11)		
		IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	IE = 1	IE = 0	
Processing in progress	ISP1 = 0 ISP0 = 0	√	—	—	—	—	—	—	—	√
	ISP1 = 0 ISP0 = 1	√	—	√	—	—	—	—	—	√
	ISP1 = 1 ISP0 = 0	√	—	√	—	√	—	—	—	√
Waiting for reception	ISP1 = 1 ISP0 = 1	√	—	√	—	√	—	√	—	√

Remark 1. √: Multiple interrupt servicing enabled

Remark 2. —: Multiple interrupt servicing disabled

Remark 3. ISP0, ISP1, and IE are flags contained in the PSW.

ISP1 = 0, ISP0 = 0: An interrupt of level 1 or level 0 is being serviced.

ISP1 = 0, ISP0 = 1: An interrupt of level 2 is being serviced.

ISP1 = 1, ISP0 = 0: An interrupt of level 3 is being serviced.

ISP1 = 1, ISP0 = 1: Wait for an interrupt acknowledgment (all interrupts are enabled).

IE = 0: Interrupt request acknowledgment is disabled.

IE = 1: Interrupt request acknowledgment is enabled.

Remark 4. PR is a flag contained in the PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, and PR13H registers.

PR = 00: Specify level 0 with xxPR1x = 0, xxPR0x = 0 (higher priority level)


PR = 01: Specify level 1 with xxPR1x = 0, xxPR0x = 1

PR = 10: Specify level 2 with xxPR1x = 1, xxPR0x = 0

PR = 11: Specify level 3 with xxPR1x = 1, xxPR0x = 1 (lower priority level)


Figure 21 - 10 Examples of Multiple Interrupt Servicing (1/2)

Example 1. Multiple interrupt servicing occurs twice



During servicing of interrupt INTxx, two interrupt requests, INTyy and INTzz, are acknowledged, and multiple interrupt servicing takes place. Before each interrupt request is acknowledged, the EI instruction must always be issued to enable interrupt request acknowledgment.

Example 2. Multiple interrupt servicing does not occur due to priority control



Interrupt request INTyy issued during servicing of interrupt INTxx is not acknowledged because its priority is lower than that of INTxx, and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with xxPR1x = 0, xxPR0x = 0 (higher priority level)

PR = 01: Specify level 1 with xxPR1x = 0, xxPR0x = 1

PR = 10: Specify level 2 with xxPR1x = 1, xxPR0x = 0


PR = 11: Specify level 3 with xxPR1x = 1, xxPR0x = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled.

IE = 1: Interrupt request acknowledgment is enabled.

Figure 21 - 10 Examples of Multiple Interrupt Servicing (2/2)

Example 3. Multiple interrupt servicing does not occur because interrupts are not enabled



Interrupts are not enabled during servicing of interrupt INTxx (EI instruction is not issued), therefore, interrupt request INTyy is not acknowledged and multiple interrupt servicing does not take place. The INTyy interrupt request is held pending, and is acknowledged following execution of one main processing instruction.

PR = 00: Specify level 0 with xxPR1x = 0, xxPR0x = 0 (higher priority level)

PR = 01: Specify level 1 with xxPR1x = 0, xxPR0x = 1

PR = 10: Specify level 2 with xxPR1x = 1, xxPR0x = 0

PR = 11: Specify level 3 with xxPR1x = 1, xxPR0x = 1 (lower priority level)

IE = 0: Interrupt request acknowledgment is disabled

IE = 1: Interrupt request acknowledgment is enabled.


21.4.4 Interrupt request held pending

There are instructions where, even if an interrupt request is issued while the instructions are being executed, interrupt request acknowledgment is held pending until the end of execution of the next instruction. These instructions (instructions that hold interrupt requests pending) are listed below.

- MOV PSW, #byte
- MOV PSW, A
- MOV1 PSW. bit, CY
- SET1 PSW. bit
- CLR1 PSW. bit
- RETB
- RETI
- POP PSW
- BTCLR PSW. bit, \$addr20
- EI
- DI
- SKC
- SKNC
- SKZ
- SKNZ
- SKH
- SKNH
- Write instructions for the IF0L, IF0H, IF1L, IF1H, IF2L, IF2H, IF3L, IF3H, MK0L, MK0H, MK1L, MK1H, MK2L, MK2H, MK3L, MK3H, PR00L, PR00H, PR01L, PR01H, PR02L, PR02H, PR03L, PR03H, PR10L, PR10H, PR11L, PR11H, PR12L, PR12H, PR13L, and PR13H registers

Figure 21 - 11 shows the timing at which interrupt requests are held pending.

Figure 21 - 11 Holding Interrupt Requests Pending



Remark 1. Instruction N: Instruction to hold interrupt requests pending

Remark 2. Instruction M: Instruction other than the instruction to hold interrupt requests pending

CHAPTER 22 KEY INTERRUPT FUNCTION

The number of key interrupt input channels differs, depending on the product.

	30-, 32-, and 36-pin products	40- and 44-pin products	48-pin products	52-, 64-, 80-, 100-, and 128-pin products
Number of the key interrupt input channels	—	4	6	8

22.1 Functions of the Key Interrupt

A key interrupt (INTKR) can be generated by inputting a rising edge/falling edge to the key interrupt input pins (KR0 to KR7).

Table 22 - 1 Assignment of the Key Interrupt Detection Pins

Key interrupt pins	Key return mode register 0 (KRM0)
KR0	KRM00
KR1	KRM01
KR2	KRM02
KR3	KRM03
KR4	KRM04
KR5	KRM05
KR6	KRM06
KR7	KRM07

Remark Pins KR0 to KR3 are only present in the 40- and 44-pin products.
Pins KR0 to KR5 are only present in the 48-pin products.
Pins KR0 to KR7 are only present in the 52-, 64-, 80-, 100-, and 128-pin products.


22.2 Configuration of the Key Interrupt

The key interrupt includes the following hardware blocks.

Table 22 - 2 Configuration of the Key Interrupt

Item	Configuration
Control registers	Key return control register (KRCTL) Key return mode register 0 (KRM0) Key return flag register (KRF) Port mode register 7 (PM7)

Figure 22 - 1 Block Diagram of the Key Interrupt



Remark Pins KR0 to KR3 are only present in the 40- and 44-pin products.

Pins KR0 to KR5 are only present in the 48-pin products.

Pins KR0 to KR7 are only present in the 52-, 64-, 80-, 100-, and 128-pin products.

22.3 Registers to Control the Key Interrupt

The following registers are used to control the key interrupt.

- Key return control register (KRCTL)
- Key return mode register 0 (KRM0)
- Key return flag register (KRF)
- Port mode registers 7 (PM7)

22.3.1 Key return control register (KRCTL)

This register controls the usage of the key return flags (KRF0 to KRF7) and sets the detection edge.

The KRCTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 22 - 2 Format of Key return control register (KRCTL)

Address: FFF34H

After reset: 00H

R/W: R/W

Symbol	<7>	6	5	4	3	2	1	<0>
KRCTL	KRMD	0	0	0	0	0	0	KREG

KRMD	Usage of key return flags (KRF0 to KRF7)
0	Does not use key return flags
1	Uses key return flags

KREG	Selection of detection edge (KR0 to KR7)
0	Falling edge
1	Rising edge

22.3.2 Key return mode register 0 (KRM0)

The KRM0 register controls the KR0 to KR7 signals.

The KRM0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 22 - 3 Format of Key return mode register 0 (KRM0)

Address: FFF37H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
KRM0	KRM07	KRM06	KRM05	KRM04	KRM03	KRM02	KRM01	KRM00

KRM0n	Key interrupt mode control
0	Does not detect key interrupt signal
1	Detects key interrupt signal

Caution 1. The on-chip pull-up resistor can be applied by setting the corresponding key interrupt input pins (bits) in pull-up resistor register 7 (PU7) to 1.

Caution 2. An interrupt will be generated if the target bit of the KRM0 register is set while a low level (KREG is set to 0) or a high level (KREG is set to 1) is being input to the key interrupt input pin.

To ignore this interrupt, set the KRM0 register after disabling interrupt servicing by using the interrupt mask flag. Afterward, clear the interrupt request flag and enable interrupt servicing after waiting for the key interrupt input high-level and low-level widths (see 37.4 AC Characteristics).

Caution 3. The pins not used in the key interrupt mode can be used as normal port pins.

Remark 1. n = 0 to 7

Remark 2. Pins KR0 to KR3 are only present in the 40- and 44-pin products.

Pins KR0 to KR5 are only present in the 48-pin products.

Pins KR0 to KR7 are only present in the 52-, 64-, 80-, 100-, and 128-pin products.

22.3.3 Key return flag register (KRF)

This register controls the key interrupt flags (KRF0 to KRF7).

The KRF register can be set by an 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 22 - 4 Format of Key return flag register (KRF)

Address: FFF35H

After reset: 00H

R/W: R/W^{Note}

Symbol	7	6	5	4	3	2	1	0
KRF	KRF7	KRF6	KRF5	KRF4	KRF3	KRF2	KRF1	KRF0

KRFn	Key interrupt flag (n = 0 to 7)
0	No key interrupt signal has been detected.
1	A key interrupt signal has been detected.

Note Writing 1 has no effect. To clear the KRFn bit, write 0 to the corresponding bit and 1 to the other bits using an 8-bit memory manipulation instruction.

22.3.4 Port mode registers 7 (PM7)

This register sets the input and output of port 7 in 1-bit units.

To use a key interrupt input (KR0 to KR7), set the corresponding bit in this register to 1.

The PM7 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears these registers to FFH.

The on-chip pull-up resistor can be applied by setting the corresponding key interrupt input pins (bits) in the pull-up resistor register 7 (PU7) to 1.

Figure 22 - 5 Format of Port mode registers 7 (PM7)

Address: FFF27H

After reset: FFH

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
PM7	PM77	PM76	PM75	PM74	PM73	PM72	PM71	PM70
PM7n	I/O mode selection for PM7n pin (n = 0 to 7)							
0	Output mode (output buffer on)							
1	Input mode (output buffer off)							

CHAPTER 23 STANDBY FUNCTION

23.1 Standby Function

The standby function reduces the operating current of the system, and the following three modes are available.

(1) HALT mode

HALT instruction execution sets the HALT mode. In the HALT mode, the CPU operation clock is stopped. If the high-speed system clock oscillator, high-speed on-chip oscillator, middle-speed on-chip oscillator, or subsystem clock oscillator is operating before the HALT mode is set, oscillation of each clock continues. In this mode, the operating current is not decreased as much as in the STOP mode, but the HALT mode is effective for restarting operation immediately upon interrupt request generation and carrying out intermittent operations frequently.

(2) STOP mode

STOP instruction execution sets the STOP mode. In the STOP mode, the high-speed system clock oscillator, high-speed on-chip oscillator, and middle-speed on-chip oscillator stop, stopping the whole system, thereby considerably reducing the CPU operating current.

Because this mode can be cleared by an interrupt request, it enables intermittent operations to be carried out. However, because a wait time is required to secure the oscillation stabilization time after the STOP mode is released when the X1 clock is selected, select the HALT mode if it is necessary to start processing immediately upon interrupt request generation.

(3) SNOOZE mode

In SNOOZE mode, the RL78/G23 is released from STOP mode and the following peripheral modules can operate without CPU intervention.

For details, see the chapters on the individual modules.

- **CHAPTER 12 A/D CONVERTER (ADC)**
- **CHAPTER 15 SERIAL ARRAY UNIT (SAU)**
- **CHAPTER 18 REMOTE CONTROL SIGNAL RECEIVER (REMC)**
- **CHAPTER 19 DATA TRANSFER CONTROLLER (DTC)**
- **CHAPTER 29 SNOOZE MODE SEQUENCER (SMS)**
- **CHAPTER 30 CAPACITIVE SENSING UNIT (CTSU2L)**

This can only be specified when the high-speed on-chip oscillator or middle-speed on-chip oscillator is selected for the CPU/peripheral hardware clock (fCLK).

In either of these two modes, all the contents of registers, flags and data memory just before the standby mode is set are held. The I/O port output latches and output buffer statuses are also held^{Note}.

Note This excludes memory which has been placed in shutdown mode by the PSMCR register.

- Caution 1.** Shifting to the STOP mode is only enabled when the CPU is operating on the main system clock. Do not execute the STOP instruction while the CPU operates with the subsystem clock. Shifting to the HALT mode is enabled whether the CPU is operating on the main system clock or the subsystem clock.
- Caution 2.** When shifting to the STOP mode, be sure to stop the peripheral hardware operating with main system clock before executing the STOP instruction (excluding the peripheral modules which use the SNOOZE mode function and the timer array unit when in use by the remote control signal receiver (REMC) in SNOOZE mode).
- Caution 3.** It can be selected by WDTON of the option byte or WUTMMCK0 of the subsystem clock supply mode control register (OSMC) whether the low-speed on-chip oscillator continues oscillating or stops in the HALT or STOP mode. For details, see 6.1 Functions of Clock Generator (2) Subsystem clock <2> Low-speed on-chip oscillator.

Remark 30- to 64-pin products: p = 00; q = 0; m = 0
80- to 128-pin products: p = 00, 20; q = 0, 2; m = 0, 1

23.2 Registers to Control the Standby Function

The following registers are used to control the standby function.

- Subsystem clock supply mode control register (OSMC)
- Oscillation stabilization time counter status register (OSTC)
- Oscillation stabilization time select register (OSTS)
- Standby mode release setting register (WKUPMD)
- Memory power reduction control register (PSMCR)

Remark For details of the OSMC, OSTC, and OSTS registers, see **CHAPTER 6 CLOCK GENERATOR**. For registers which control the SNOOZE mode function, see the following chapters.

- **CHAPTER 12 A/D CONVERTER (ADC)**
- **CHAPTER 15 SERIAL ARRAY UNIT (SAU)**
- **CHAPTER 18 REMOTE CONTROL SIGNAL RECEIVER (REMC)**
- **CHAPTER 19 DATA TRANSFER CONTROLLER (DTC)**
- **CHAPTER 29 SNOOZE MODE SEQUENCER (SMS)**
- **CHAPTER 30 CAPACITIVE SENSING UNIT (CTS2L)**

23.2.1 Standby mode release setting register (WKUPMD)

The WKUPMD register is used to set the operation at the time of release from the standby mode.

The WKUPMD register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 23 - 1 Format of Standby Mode Release Setting Register (WKUPMD)

Address: F0215H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	<0>
WKUPMD	0	0	0	0	0	0	0	FWKUP

FWKUP	Setting for starting the high-speed on-chip oscillator at the times of release from STOP mode and of transitions to SNOOZE mode ^{Notes 1, 2}
0	Starting of the high-speed on-chip oscillator is at normal speed. ^{Note 3}
1	Starting of the high-speed on-chip oscillator is at high speed. ^{Note 3}

Note 1. This setting is only available when the high-speed on-chip oscillator is selected for the CPU clock.

Note 2. This register is initialized when the RL78/G23 is released from STOP mode in response to the generation of a reset signal, so starting of the high-speed on-chip oscillator is at normal speed.

Note 3. For the activation time, see **23.3.2 STOP mode**.

The accuracy of the high-speed on-chip oscillator's frequency depends on whether starting of the high-speed on-chip oscillator is at normal speed or at high speed. See **CHAPTER 37 ELECTRICAL CHARACTERISTICS** **TA = -40 to +105°C**.

23.2.2 Memory power reduction control register (PSMCR)

The PSMCR register is used to control the reduction of power consumption by the RAM. The leakage current can be reduced by placing the RAM in shutdown mode. The supply of power to the shut-down part of the RAM stops.

Accordingly, that RAM does not retain data.

The PSMCR register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 23 - 2 Format of Memory Power Reduction Control Register (PSMCR)

Address: F0216H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	<1>	<0>
PSMCR	0	0	0	0	0	0	RAMSDMD	RAMSDS


RAMSDMD	RAMSDS	Operating mode of the RAM
0	0	Normal mode (continues to operate)
1	0	Standby mode
1	1	Shutdown mode
Other than above		Setting prohibited

Caution 1. Shutdown mode applies to all RAM other than that in the range from FF000H to FFEFFH. The RAM that in the range from FF000H to FFEFFH continues to operate and retains data.

Caution 2. Do not access RAM while it is in the standby mode or shutdown mode.


Follow the procedure below to switch the operating mode of the RAM from normal mode to shutdown mode.

Figure 23 - 3 Procedure for Settings to Switch from Normal Mode to Shutdown Mode



Follow the procedure below to switch the operating mode of the RAM from shutdown mode to normal mode.

Figure 23 - 4 Procedure for Settings to Switch from Shutdown Mode to Normal Mode



23.3 Standby Function Operation

23.3.1 HALT mode

(1) HALT mode

The HALT mode is set by executing the HALT instruction. HALT mode can be set regardless of whether the CPU clock before the setting was the high-speed system clock, high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, or subsystem clock.

The operating statuses in the HALT mode are shown below.

Caution Because the interrupt request signal is used to clear the HALT mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the HALT mode is not entered even if the HALT instruction is executed in such a situation.

Table 23 - 1 Operating Statuses in HALT Mode (1) (1/2)

Item		HALT Mode Setting	When HALT Instruction is Executed While CPU is Operating on Main System Clock			
			When CPU is Operating on High-speed On-chip Oscillator Clock (f _{IH})	When CPU is Operating on Middle-speed On-chip Oscillator Clock (f _{IM})	When CPU is Operating on X1 Clock (f _x)	When CPU is Operating on External Main System Clock (f _{EX})
System clock			Clock supply to the CPU is stopped			
Main system clock	f _{IH}		Operation continues (cannot be stopped)	Operation disabled	Operation disabled	
	f _{IM}		Operation disabled	Operation continues (cannot be stopped)	Operation disabled	
	f _x		Operation disabled		Operation continues (cannot be stopped)	Cannot operate
	f _{EX}				Cannot operate	Operation continues (cannot be stopped)
Subsystem clock	f _{XT}		Retains the state before the transition to HALT mode			
	f _{EXS}					
	f _{IL}		Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) WUTMMCK0 = 1 or SELLOSC = 1: Oscillates (Setting of WUTMMCK0 = 1 and SELLOSC = 1 is prohibited when the subsystem clocks X (f _{sx}) and XR (f _{sXR}) are operating.) WUTMMCK0 = 0, SELLOSC = 0, and WDTON = 0: Stop WUTMMCK0 = 0, SELLOSC = 0, WDTON = 1, and WDSTBYON = 1: Oscillates WUTMMCK0 = 0, SELLOSC = 0, WDTON = 1, and WDSTBYON = 0: Stop			
CPU			Operation stopped			
Code flash memory						
Data flash memory						
RAM			Operation stopped (capable of operations in response to access by the DTC or SMS)			
Port (latch)			Retains the state before the transition to HALT mode (capable of operations in response to access by the DTC, SMS or ELCL)			
Timer array unit			Operation enabled			
RTC			Operation enabled			
32-bit interval timer			Operation enabled			
Watchdog timer			See CHAPTER 11 WATCHDOG TIMER (WDT).			

Table 23 - 1 Operating Statuses in HALT Mode (1) (2/2)

HALT Mode Setting Item		When HALT Instruction is Executed While CPU is Operating on Main System Clock			
		When CPU is Operating on High-speed On-chip Oscillator Clock (f _{IH})	When CPU is Operating on Middle-speed On-chip Oscillator Clock (f _{IM})	When CPU is Operating on X1 Clock (f _X)	When CPU is Operating on External Main System Clock (f _{EX})
Clock output/buzzer output		Operation enabled			
A/D converter					
D/A converter					
Comparator					
Serial array unit					
Serial interface IICA					
Serial interface UARTA					
Remote control signal receiver					
Data transfer controller (DTC)					
SNOOZE mode sequencer					
Logic and event link controller (ELCL)		Operation-enabled function blocks can be linked			
Power-on-reset function		Operation enabled			
Voltage detection function					
External interrupt					
Key interrupt function					
Capacitive sensing unit (CTSU)					
CRC operation function	High-speed CRC	Capable of operations in response to access by the DTC or SMS to obtain data for calculations from the RAM area			
	General-purpose CRC				
Illegal-memory access detection function		Capable of operations in response to access by the DTC or SMS			
RAM parity error detection function					
RAM guard function					
SFR guard function					

Remark Operation stopped: Operation is automatically stopped before switching to HALT mode.
 Operation disabled: Operation is stopped before switching to the HALT mode.

f_{IH}: High-speed on-chip oscillator clock f_{IL}: Low-speed on-chip oscillator clock
 f_{IM}: Middle-speed on-chip oscillator clock f_X: X1 clock
 f_{EX}: External main system clock f_{XT}: XT1 clock
 f_{EXS}: External subsystem clock

Table 23 - 2 Operating Statuses in HALT Mode (2) (1/2)

Item			HALT Mode Setting	When HALT Instruction is Executed While CPU is Operating on Subsystem Clock			
				When CPU is Operating on XT1 Clock (fxT)	When CPU is Operating on External Subsystem Clock (fEXS)	When CPU is Operating on Low-speed on-chip oscillator clock (fIL)	
System clock				Clock supply to the CPU is stopped			
	Main system clock	fIH	Operation disabled				
		fIM					
		fx					
		fEX					
	Subsystem clock	fxT	Operation continues (cannot be stopped)	Cannot operate	Operation disabled		
		fEXS	Cannot operate	Operation continues (cannot be stopped)	Operation disabled		
		fIL	Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) WUTMMCK0 = 1: Oscillates (Setting of WUTMMCK0 = 1 and SELLOSC = 1 is prohibited when the subsystem clocks X (fsx) and XR (fsxR) are operating.) WUTMMCK0 = 0, SELLOSC = 0, and WDTON = 0: Stop WUTMMCK0 = 0, SELLOSC = 0, WDTON = 1, and WDSTBYON = 1: Oscillates WUTMMCK0 = 0, SELLOSC = 0, WDTON = 1, and WDSTBYON = 0: Stop	Operation continues (cannot be stopped)			
CPU			Operation stopped				
Code flash memory							
Data flash memory							
RAM			Operation stopped (capable of operations in response to access by the DTC or SMS)				
Port (latch)			Retains the state before the transition to HALT mode (capable of operations in response to access by the DTC, SMS or ELCL)				
Timer array unit			Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).		Operation enabled		
RTC			Operation enabled				
32-bit interval timer			Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).		Operation enabled		
Watchdog timer			See CHAPTER 11 WATCHDOG TIMER (WDT) .				
Clock output/buzzer output			Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).		Operation enabled		
A/D converter			Operation disabled				
D/A converter			Retains the state before the transition to HALT mode (capable of operation when RTCLPC = 0 and in response to access by the DTC, SMS, and ELCL)				
Comparator			Operation enabled (when the RTCLPC bit is 0, or when the digital filter is not used)		Operation enabled		
Serial array unit			Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).		Operation enabled		
Serial interface IICA			Operation disabled				
Serial interface UARTA			Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).		Operation enabled		
Remote control signal receiver			Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).		Operation enabled		
Data transfer controller (DTC)			Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).		Operation enabled		

Table 23 - 2 Operating Statuses in HALT Mode (2) (2/2)

HALT Mode Setting Item		When HALT Instruction is Executed While CPU is Operating on Subsystem Clock		
		When CPU is Operating on XT1 Clock (fXT)	When CPU is Operating on External Subsystem Clock (fEXS)	When CPU is Operating on Low-speed on-chip oscillator clock (fIL)
SNOOZE mode sequencer		Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).		Operation enabled
Logic and event link controller (ELCL)		Operation-enabled function blocks can be linked		
Power-on-reset function		Operation enabled		
Voltage detection function				
External interrupt				
Key interrupt function				
Capacitive sensing unit (CTSU)		Operates when the RTCLPC bit is 0 (operation is disabled when the RTCLPC bit is not 0).		Operation enabled
CRC operation function	High-speed CRC	Operation disabled		
	General-purpose CRC	Capable of operations in response to access by the DTC or SMS to obtain data for calculations from the RAM area		
Illegal-memory access detection function		Capable of operations in response to access by the DTC or SMS		
RAM parity error detection function				
RAM guard function				
SFR guard function				

Remark Operation stopped: Operation is automatically stopped before switching to the HALT mode.

Operation disabled: Operation is stopped before switching to the HALT mode.

f_{IH}: High-speed on-chip oscillator clock f_{IL}: Low-speed on-chip oscillator clock

f_{IM}: Middle-speed on-chip oscillator clock f_X: X1 clock

f_{EX}: External main system clock f_{XT}: XT1 clock

f_{EXS}: External subsystem clock


(2) HALT mode release

The HALT mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the HALT mode is released. If interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 23 - 5 HALT Mode Release by Interrupt Request Generation



Note 1. For details of the standby release signal, see **Figure 21 - 1 Basic Configuration of Interrupt Function (1/2)**.

Note 2. Wait time for HALT mode release

- When vectored interrupt servicing is carried out

Main system clock: 15 to 16 clock cycles

Subsystem clock (RTCLPC = 0): 10 to 11 clock cycles

Subsystem clock (RTCLPC = 1): 11 to 12 clock cycles

- When vectored interrupt servicing is not carried out

Main system clock: 9 to 10 clock cycles

Subsystem clock (RTCLPC = 0): 4 to 5 clock cycles


Subsystem clock (RTCLPC = 1): 5 to 6 clock cycles

Remark The broken lines indicate the case when the interrupt request which has released the standby mode is acknowledged.

(b) Release by reset signal generation

When the reset signal is generated, HALT mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.


Figure 23 - 6 HALT Mode Release by Reset (1/2)



Note For the reset processing time, see **CHAPTER 24 RESET FUNCTION**.

For the reset processing time of the power-on-reset circuit (POR) and voltage detectors (LVD0 and LVD1), see **CHAPTER 25 POWER-ON-RESET CIRCUIT (POR)**.

Figure 23 - 6 HALT Mode Release by Reset (2/2)



Note For the reset processing time, see **CHAPTER 24 RESET FUNCTION**.

For the reset processing time of the power-on-reset circuit (POR) and voltage detectors (LVD0 and LVD1), see **CHAPTER 25 POWER-ON-RESET CIRCUIT (POR)**.

23.3.2 STOP mode

(1) STOP mode setting and operating statuses

The STOP mode is set by executing the STOP instruction, and it can be set only when the CPU clock before the setting was the main system clock.

Caution Because the interrupt request signal is used to clear the STOP mode, if the interrupt mask flag is 0 (the interrupt processing is enabled) and the interrupt request flag is 1 (the interrupt request signal is generated), the STOP mode is immediately cleared if set when the STOP instruction is executed in such a situation. Accordingly, once the STOP instruction is executed, the system returns to its normal operating mode after the elapse of release time from the STOP mode.

The operating statuses in the STOP mode are shown below.

Table 23 - 3 Operating Statuses in STOP Mode (1/2)

STOP Mode Setting Item			When STOP Instruction is Executed While CPU is Operating on Main System Clock			
			When CPU is Operating on High-speed On-chip Oscillator Clock (f _{IH})	When CPU is Operating on Middle-speed On-chip Oscillator Clock (f _{IM})	When CPU is Operating on X1 Clock (f _X)	When CPU is Operating on External Main System Clock (f _{EX})
System clock			Clock supply to the CPU is stopped			
	Main system clock	f _{IH}	Stopped			
		f _{IM}	Stopped	Stopped	Stopped	
		f _X	Stopped			
		f _{EX}				
	Subsystem clock	f _{XT}	Retains the state before the transition to STOP mode			
		f _{EXS}				
		f _{IL}	Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) WUTMMCK0 = 1 or SELLOSC = 1: Oscillates (Setting of WUTMMCK0 = 1 and SELLOSC = 1 is prohibited when the subsystem clocks X (fsx) and XR (fsxR) are operating.) WUTMMCK0 = 0, SELLOSC = 0, and WDTON = 0: Stop WUTMMCK0 = 0, SELLOSC = 0, WDTON = 1, and WDSTBYON = 1: Oscillates WUTMMCK0 = 0, SELLOSC = 0, WDTON = 1, and WDSTBYON = 0: Stop			
CPU		Operation stopped				
Code flash memory						
Data flash memory						
RAM						
Port (latch)		Retains the state before the transition to STOP mode				
Timer array unit		Operation stopped				
RTC		Operation enabled				
32-bit interval timer		Capable of operation when fsxp is selected and RTCLPC = 0				
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER (WDT) .				
Clock output/buzzer output		Capable of operation when fsxp is selected and RTCLPC = 0				
A/D converter		Wakeup operation is enabled (switching to SNOOZE mode)				
D/A converter		Retains the state before the transition to STOP mode				
Comparator		Operation enabled (only when the digital filter is not used)				
Serial array unit		Wakeup operation is enabled only for CSIp and UARTq (switching to SNOOZE mode) Operation is disabled for anything other than CSIp and UARTq				
Serial interface IICA		Capable of waking up in response to address matching				
Serial interface UARTA		Capable of operation when fsxp is selected and RTCLPC = 0				
Remote control signal receiver		Capable of operation in response to edge detection (switching to SNOOZE mode)				
Data transfer controller (DTC)		DTC activation source receiving operation enabled (switching to SNOOZE mode)				
SNOOZE mode sequencer		SMS activation source receiving operation enabled (switching to SNOOZE mode)				
Logic and event link controller (ELCL)		Operation-enabled function blocks can be linked				
Power-on-reset function		Operation enabled				
Voltage detection function						
External interrupt						
Key interrupt function						
Capacitive sensing unit (CTSU)		CTSU activation source receiving operation enabled (switching to SNOOZE mode)				

Table 23 - 3 Operating Statuses in STOP Mode (2/2)

STOP Mode Setting		When STOP Instruction is Executed While CPU is Operating on Main System Clock			
		When CPU is Operating on High-speed On-chip Oscillator Clock (f _{IH})	When CPU is Operating on Middle-speed On-chip Oscillator Clock (f _{IM})	When CPU is Operating on X1 Clock (f _X)	When CPU is Operating on External Main System Clock (f _{EX})
Item					
CRC operation function	High-speed CRC	Operation stopped			
	General-purpose CRC				
Illegal-memory access detection function					
RAM parity error detection function					
RAM guard function					
SFR guard function					

Remark 1. Operation stopped: Operation is automatically stopped before switching to the STOP mode.

Operation disabled: Operation is stopped before switching to the STOP mode.

f_{IH}: High-speed on-chip oscillator clock f_{IL}: Low-speed on-chip oscillator clock

f_{IM}: Middle-speed on-chip oscillator clock f_X: X1 clock

f_{EX}: External main system clock f_{XT}: XT1 clock

f_{EXS}: External subsystem clock f_{SXP}: Low-speed peripheral clock frequency

Remark 2. 30- to 64-pin products: p = 00; q = 0

80- to 128-pin products: p = 00, 20; q = 0, 2


(2) STOP mode release

The STOP mode can be released by the following two sources.

(a) Release by unmasked interrupt request

When an unmasked interrupt request is generated, the STOP mode is released. After the oscillation stabilization time has elapsed, if interrupt acknowledgment is enabled, vectored interrupt servicing is carried out. If interrupt acknowledgment is disabled, the next address instruction is executed.

Figure 23 - 7 STOP Mode Release by Interrupt Request Generation (1/3)



Note 1. For details of the standby release signal, see **Figure 21 - 1 Basic Configuration of Interrupt Function (1/2)**.

Note 2. STOP mode release time

Supply of the clock is stopped:

When high-speed on-chip oscillator clock: 3.9 to 5.2 μ s (FWKUP = 0: Starting of the high-speed on-chip oscillator is at normal speed.)

0.6 to 0.8 μ s (FWKUP = 1: Starting of the high-speed on-chip oscillator is at high speed.)

The accuracy of the high-speed on-chip oscillator's frequency depends on whether starting of the high-speed on-chip oscillator is at normal speed or at high speed. See **CHAPTER 37 ELECTRICAL CHARACTERISTICS TA = -40 to +105°C**.

When middle-speed on-chip oscillator clock: 1.5 to 2.5 μ s

Wait:

(common to the high-speed/middle-speed on-chip oscillator clock)


- When vectored interrupt servicing is carried out: 7 clock cycles
- When vectored interrupt servicing is not carried out: 1 clock cycle

Caution To shorten oscillation stabilization time after the STOP mode is released when the CPU operates with the high-speed system clock (X1 oscillation), temporarily switch the CPU clock to the high-speed on-chip oscillator clock before the execution of the STOP instruction.

Remark 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.

Remark 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

Figure 23 - 7 STOP Mode Release by Interrupt Request Generation (2/3)



Note 1. For details of the standby release signal, see **Figure 21 - 1 Basic Configuration of Interrupt Function (1/2)**.

Note 2. STOP mode release time


Supply of the clock is stopped:

Oscillation stabilization time (set by OSTS)

Wait:

- When vectored interrupt servicing is carried out: 10 to 11 clock cycles
- When vectored interrupt servicing is not carried out: 4 to 5 clock cycles

Figure 23 - 7 STOP Mode Release by Interrupt Request Generation (3/3)



Note 1. For details of the standby release signal, see **Figure 21 - 1 Basic Configuration of Interrupt Function (1/2)**.

Note 2. STOP mode release time

Supply of the clock is stopped:

50 to 51 cycles of the external clock

Wait:

- When vectored interrupt servicing is carried out: 7 clock cycles
- When vectored interrupt servicing is not carried out: 1 clock cycle

Caution To reduce the oscillation stabilization time after release from the STOP mode while CPU operates based on the high-speed system clock (X1 oscillation), switch the clock to the high-speed on-chip oscillator clock temporarily before executing the STOP instruction.


Remark 1. The clock supply stop time varies depending on the temperature conditions and STOP mode period.

Remark 2. The broken lines indicate the case when the interrupt request that has released the standby mode is acknowledged.

(b) Release by reset signal generation

When the reset signal is generated, STOP mode is released, and then, as in the case with a normal reset operation, the program is executed after branching to the reset vector address.

Figure 23 - 8 STOP Mode Release by Reset



Note For the reset processing time, see **CHAPTER 24 RESET FUNCTION**.

For the reset processing time of the power-on-reset circuit (POR) and voltage detectors (LVD0 and LVD1), see **CHAPTER 25 POWER-ON-RESET CIRCUIT (POR)**.

23.3.3 SNOOZE mode

(1) SNOOZE mode setting and operating statuses

The RL78/G23 can be placed in SNOOZE mode, in which operation of the following peripheral modules is selectable.

For details, see the chapters on the individual modules.

- CHAPTER 12 A/D CONVERTER (ADC)
- CHAPTER 15 SERIAL ARRAY UNIT (SAU)
- CHAPTER 18 REMOTE CONTROL SIGNAL RECEIVER (REMC)
- CHAPTER 19 DATA TRANSFER CONTROLLER (DTC)
- CHAPTER 29 SNOOZE MODE SEQUENCER (SMS)
- CHAPTER 30 CAPACITIVE SENSING UNIT (CTSU2L)

Also, the RL78/G23 can be placed in SNOOZE mode if the CPU clock before entry to SNOOZE mode is the high-speed on-chip oscillator clock or middle-speed on-chip oscillator clock.

In SNOOZE mode transition, wait status to be only following time.

Transition time from STOP mode to SNOOZE mode:

When high-speed on-chip oscillator clock:	3.9 to 5.2 μ s (FWKUP = 0: Starting of the high-speed on-chip oscillator is at normal speed.) 0 to 0.8 μ s (FWKUP = 1: Starting of the high-speed on-chip oscillator is at high speed.) The accuracy of the high-speed on-chip oscillator's frequency depends on whether starting of the high-speed on-chip oscillator is at normal speed or at high speed. See CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+105^\circ\text{C}$.

When middle-speed on-chip oscillator clock **Note:** 1.3 to 2.5 μ s

Remark Transition time from STOP mode to SNOOZE mode varies depending on the temperature conditions and the STOP mode period.

Transition time from SNOOZE mode to normal operation:

When high-speed on-chip oscillator clock:

- When vectored interrupt servicing is carried out:
"0.3 to 0.4 μ s" + 7 clock cycles
- When vectored interrupt servicing is not carried out:
"0.3 to 0.4 μ s" + 1 clock cycle

When middle-speed on-chip oscillator clock

Note:

- When vectored interrupt servicing is carried out:
"0.6 to 1.2 μ s" + 7 clock cycles
- When vectored interrupt servicing is not carried out:
"0.6 to 1.2 μ s" + 1 clock cycle

Note This is selected when the setting of the MIOTRM register is its initial value.

The operating statuses in the SNOOZE mode are shown next.

Table 23 - 4 Operating Statuses in SNOOZE Mode (1/2)

STOP Mode Setting			Generation of source conditions which lead to transitions to SNOOZE mode during STOP mode	
Item			When CPU is Operating on High-speed On-chip Oscillator Clock (f _{IH})	When CPU is Operating on Middle-speed On-chip Oscillator Clock (f _{IM})
System clock			Clock supply to the CPU is stopped	
	Main system clock	f _{IH}	Operation started	Stopped
		f _{IM}	Stopped	Operation started
		f _X	Stopped	
		f _{EX}		
	Subsystem clock	f _{XT}	Use of the status while in the STOP mode continues	
		f _{EXS}		
		f _{IL}	Set by bits 0 (WDSTBYON) and 4 (WDTON) of option byte (000C0H), and WUTMMCK0 bit of subsystem clock supply mode control register (OSMC) WUTMMCK0 = 1 or SELLOSC = 1: Oscillates (Setting of WUTMMCK0 = 1 and SELLOSC = 1 is prohibited when the subsystem clocks X (fsx) and XR (fsxr) are operating.) WUTMMCK0 = 0, SELLOSC = 0, and WDTON = 0: Stop WUTMMCK0 = 0, SELLOSC = 0, WDTON = 1, and WDSTBYON = 1: Oscillates WUTMMCK0 = 0, SELLOSC = 0, WDTON = 1, and WDSTBYON = 0: Stop	
CPU		Operation stopped		
Code flash memory				
Data flash memory				
RAM		Operation stopped (capable of operations in response to access by the DTC or SMS)		
Port (latch)		Retains the state before the transition to SNOOZE mode (capable of operations in response to access by the DTC, SMS or ELCL)		
Timer array unit		Capable of operations in response to access by the DTC, SMS or ELCL		
RTC		Operation enabled		
32-bit interval timer		Capable of operation when fsxp is selected and RTCLPC = 0		
Watchdog timer		See CHAPTER 11 WATCHDOG TIMER (WDT) .		
Clock output/buzzer output		Capable of operation when fsxp is selected and RTCLPC = 0		
A/D converter		Operation enabled		
D/A converter		Retains the state before the transition to SNOOZE mode (capable of operation when RTCLPC = 0 and in response to access by the DTC, SMS, and ELCL)		
Comparator		Operation enabled (when digital filter is not used)		
Serial array unit		Only CSIp and USRTq are capable of operation. Operation of the types of modules other than CSIp and USRTq is disabled.		
Serial interface IICA		Capable of waking up in response to address matching		
Serial interface UARTA		Capable of operation when fsxp is selected and RTCLPC = 0		
Remote control signal receiver		Operation enabled		
Data transfer controller (DTC)		Operation enabled		
SNOOZE mode sequencer		Operation enabled		
Logic and event link controller (ELCL)		Operation-enabled function blocks can be linked		
Power-on-reset function		Operation enabled		
Voltage detection function				
External interrupt				
Key interrupt function				
Capacitive sensing unit (CTSU)		Operation enabled		
CRC operation function	High-speed CRC	Operation stopped		
	General-purpose CRC	Capable of operations in response to access by the DTC or SMS to obtain data for calculations from the RAM area		

Table 23 - 4 Operating Statuses in SNOOZE Mode (2/2)

STOP Mode Setting Item	Generation of source conditions which lead to transitions to SNOOZE mode during STOP mode	
	When CPU is Operating on High-speed On-chip Oscillator Clock (f _{IH})	When CPU is Operating on Middle-speed On-chip Oscillator Clock (f _{IM})
Illegal-memory access detection function	Capable of operations in response to access by the DTC or SMS	
RAM parity error detection function		
RAM guard function		
SFR guard function		

Remark 1. Operation stopped: Operation is automatically stopped before switching to the STOP mode.

Operation disabled: Operation is stopped before switching to the STOP mode.

f_{IH}: High-speed on-chip oscillator clock

f_{IL}: Low-speed on-chip oscillator clock

f_{IM}: Middle-speed on-chip oscillator clock

fx: X1 clock

f_{EX}: External main system clock

fxT: XT1 clock

f_{EXS}: External subsystem clock

fsx: Subsystem clock X

fsXR: Subsystem clock XR


fsXP: Low-speed peripheral clock frequency

Remark 2. 30- to 64-pin products: p = 00; q = 0

80- to 128-pin products: p = 00, 20; q = 0, 2

(2) Timing diagram when the interrupt request signal is generated in the SNOOZE mode

Figure 23 - 9 When the Interrupt Request Signal is Generated in the SNOOZE Mode



Note 1. For details of the standby release signal, see **Figure 21 - 1**.

Note 2. Transition time from STOP mode to SNOOZE mode


Note 3. Transition time from SNOOZE mode to normal operation

Note 4. Enable the SNOOZE mode immediately before switching to the STOP mode.

Note 5. Be sure to release the SNOOZE mode immediately after return to the normal operation.

(3) Timing diagram when the interrupt request signal is not generated in the SNOOZE mode

Figure 23 - 10 When the Interrupt Request Signal is not Generated in the SNOOZE Mode



Note 1. For details of the standby release signal, see **Figure 21 - 1**.

Note 2. Transition time from STOP mode to SNOOZE mode

Note 3. Enable the SNOOZE mode immediately before switching to the STOP mode.

Remark For details on the SNOOZE mode function, see the following chapters.

- **CHAPTER 12 A/D CONVERTER (ADC)**
- **CHAPTER 15 SERIAL ARRAY UNIT (SAU)**
- **CHAPTER 18 REMOTE CONTROL SIGNAL RECEIVER (REMC)**
- **CHAPTER 19 DATA TRANSFER CONTROLLER (DTC)**
- **CHAPTER 29 SNOOZE MODE SEQUENCER (SMS)**
- **CHAPTER 30 CAPACITIVE SENSING UNIT (CTS2L)**

CHAPTER 24 RESET FUNCTION

A reset is triggered by any of the following events.

- (1) External reset input via the $\overline{\text{RESET}}$ pin
- (2) Internal reset due to detection of a program malfunction by the watchdog timer
- (3) Internal reset by comparison of supply voltage and detection voltage of the power-on-reset (POR) circuit
- (4) Internal reset by comparison of supply voltage and detection voltage of the voltage detectors (LVD0 and LVD1)
- (5) Internal reset due to execution of an illegal instruction^{Note}
- (6) Internal reset due to a RAM parity error
- (7) Internal reset due to illegal-memory access

External and internal resets start program execution from the address at 0000H and 0001H when the reset signal is generated. A reset is applied when a low level is input to the $\overline{\text{RESET}}$ pin or the watchdog timer overflows, or on voltage detection by the POR, LVD0, or LVD1 circuit, execution of illegal instruction^{Note}, generation of a RAM parity error, or illegal-memory access, and each module is set to the state shown in **Table 24 - 1**.

Note In normal operation, executing the instruction code FFH triggers an internal reset, but this is not the case during emulation by the in-circuit emulator or on-chip debugging emulator.

Caution 1. For an external reset, input a low level for at least 10 μs to the $\overline{\text{RESET}}$ pin.

To perform an external reset upon power application, input a low level to the $\overline{\text{RESET}}$ pin, turn power on, continue to input a low level to the pin for at least 10 μs within the operating voltage range shown in 37.4 AC Characteristics, and then input a high level to the pin.

Caution 2. During generation of a reset signal, the X1 clock, high-speed on-chip oscillator clock, middle-speed on-chip oscillator clock, and low-speed on-chip oscillator clock stop oscillating. External main system clock input becomes invalid.

The XT1 clock and external subsystem clock only stop oscillating or their inputs become invalid in the POR state.


Caution 3. The port pins become the following state because SFRs and 2nd SFRs are initialized after a reset.

- P40: High-impedance during the external reset period or reset period by the POR. High level during other types of reset and after the reset is released (connected to the on-chip pull-up resistor).
- P130: Low-level output during a reset and after the reset is released.
- Ports other than P40 and P130: High-impedance during a reset and after the reset is released.

The following registers are only initialized by a POR reset.

- RTC-related registers
- EXCLKS, OSCSELS, XTSEL, AMPHS1, and AMPHS0 bits of the CMC register

Figure 24 - 1 Block Diagram of Reset Function




Caution An LVD0 circuit internal reset does not reset the LVD0 circuit.

24.1 Timing of Reset Operation

This LSI is reset by input of the low level on the $\overline{\text{RESET}}$ pin and released from the reset state by input of the high level on the $\overline{\text{RESET}}$ pin. After reset processing, execution of the program with the high-speed on-chip oscillator clock as the operating clock starts.


Figure 24 - 2 Timing of Reset by $\overline{\text{RESET}}$ Input



(Notes are listed on the next page.)

Release from the reset state proceeds automatically in the case of a reset due to a watchdog timer overflow, execution of an illegal instruction, detection of a RAM parity error, or detection of illegal-memory access. After reset processing, program execution starts with the high-speed on-chip oscillator clock as the operating clock.

Figure 24 - 3 Timing of Reset Due to Watchdog Timer Overflow, Execution of Illegal Instruction, Detection of RAM Parity Error, or Detection of Illegal-Memory Access



(Notes are listed on the next page.)

Note 1. The P130 pin outputs a low-level signal following the application of a reset. If this pin was in use as a high-level output before the application of a reset, the output signal from the P130 pin can effectively be used as the reset signal for an external device that has an active-low reset signal. To de-assert the reset signal to the external device, set the P130 pin for high-level output by software.

Note 2. Reset times (times for release from the external reset state)

The first external reset following release from the POR state:

- When the LVD is in use: 0.506 ms (typ.), 0.694 ms (max.)
- When the LVD is not in use: 0.201 ms (typ.), 0.335 ms (max.)

The second or subsequent external reset following release from the POR state:

- When the LVD is in use: 0.476 ms (typ.), 0.616 ms (max.)
- When the LVD is not in use: 0.170 ms (typ.), 0.257 ms (max.)

After power is supplied, the following voltage stabilization waiting time is required before reset processing starts after release from the external reset state.

- 4.0 ms (typ.), 9.9 ms (max.)

Note 3. The state of the P40 pin is as follows.

- High-impedance during the external reset period or reset period by the POR.
- High level during other types of reset and after the reset is released (connected to the on-chip pull-up resistor).

A reset from the POR circuit or by LVD0 voltage detection is released when $V_{DD} \geq V_{POR}$ or $V_{DD} \geq V_{LVD0}$ after the reset. After reset processing, execution of the program starts with the high-speed on-chip oscillator clock as the operating clock. For details, see **CHAPTER 25 POWER-ON-RESET CIRCUIT (POR)** or **CHAPTER 26 VOLTAGE DETECTOR (LVD)**.

Remark V_{POR} : POR power supply rise detection voltage

V_{LVD0} : LVD0 detection voltage

V_{LVD1} : LVD1 detection voltage

Table 24 - 1 Operating States during a Reset (1/2)

Item			Operating State during a Reset
System clock			Clock supply to the CPU is stopped.
Main system clock	f _{IH}	Operation stopped	
	f _{IM}		
	f _X	Operation stopped (the X1 and X2 pins are input port mode)	
	f _{EX}	Clock input invalid (the pin is input port mode)	
Subsystem clock	f _{XT}	Operable (operation stops in the POR reset state, the XT1 and XT2 pins are input port mode)	
	f _{EXS}	Operable (operation stops in the POR reset state, the EXCLKS pin is input port mode)	
	f _{IL}	Operation stopped	
CPU			Operation stopped
Code flash memory			Operation stopped
Data flash memory			Operation stopped
RAM			Operation stopped
Port (latch)			High-impedance ^{Note}
Timer array unit			Operation stopped
RTC			Resets other than the POR reset: Operable POR reset: Only the values of calendar-related registers are retained.
32-bit interval timer			Operation stopped
Watchdog timer			
Clock output/buzzer output			
A/D converter			
D/A converter			
Comparator			
Serial array unit			
Serial interface IICA			
Serial interface UARTA			
Remote control signal receiver			
Data transfer controller (DTC)			
SNOOZE mode sequencer			
Logic and event link controller (ELCL)			
Power-on-reset function			Detection operation possible
Voltage detection function			LVD0: LVD0 operation is possible following an LVD0 reset but is stopped following other types of reset. LVD1: Operation stopped

Table 24 - 1 Operating States during a Reset (2/2)

Item		Operating State during a Reset
External interrupt		Operation stopped
Key interrupt function		
Capacitive sensing unit (CTSU)		
CRC operation function	High-speed CRC	
	General-purpose CRC	
Illegal-memory access detection function		
RAM parity error detection function		
RAM guard function		
SFR guard function		

Note P40 and P130 become the following states.

- P40: High-impedance during the external reset period or reset period by the POR. High level during other types of reset (connected to the on-chip pull-up resistor).
- P130: Low-level output during the reset period

Remark

f _{ih} : High-speed on-chip oscillator clock	f _x : X1 oscillation clock
f _{im} : Middle-speed on-chip oscillator clock	f _{ex} : External main system clock
f _{xt} : XT1 oscillation clock	f _{exs} : External subsystem clock
f _{il} : Low-speed on-chip oscillator clock	

Table 24 - 2 States of the Hardware Blocks after a Reset is Released

Hardware		State after a Reset is Released
Program counter (PC)		The contents of the reset vector table (0000H, 0001H) are set. ^{Note}
Stack pointer (SP)		Undefined
Program status word (PSW)		06H
RAM	Data memory	Undefined
	General-purpose registers	Undefined

Note The contents of the PC are undefined during a reset and until the clock oscillation becomes stable after the reset is released.

Remark For the states of the special function registers (SFRs) after a reset is released, see **3.1.4 Special function register (SFR) area** and **3.1.5 Extended special function register (2nd SFR: 2nd special function register) area**.

24.2 Registers to Control the Reset Function

The following registers are used to control the reset function.

- Reset control flag register (RESF)
- Power-on-reset status register (PORSR)
- Peripheral reset control register 0 (PRR0)
- Peripheral reset control register 1 (PRR1)

24.2.1 Reset control flag register (RESF)

Many internal reset generation sources exist in the RL78 microcontroller. The reset control flag register (RESF) is used to indicate which source has generated the reset request.

The RESF register can be read by an 8-bit memory manipulation instruction.

The flags TRAP, WDTRF, RPERF, IAWRF, and LVIRF are automatically cleared by any of the following event.

- Reset input via the $\overline{\text{RESET}}$ pin
- Reset by the power-on-reset (POR) circuit
- The RESF register is accessed.

Figure 24 - 4 Format of Reset Control Flag Register (RESF)

Address: FFFA8H
 After reset: Undefined^{Note 1}
 R/W: R

Symbol	7	6	5	4	3	2	1	0
RESF	TRAP	0	0	WDTRF	0	RPERF	IAWRF	LVIRF

TRAP	Internal reset request by execution of illegal instruction ^{Note 2}
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

WDTRF	Internal reset request by watchdog timer (WDT)
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

RPERF	Internal reset request t by RAM parity error
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

IAWRF	Internal reset request t by illegal-memory access
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

LVIRF	Internal reset request by voltage detector (LVD0 or LVD1)
0	Internal reset request is not generated, or the RESF register is cleared.
1	Internal reset request is generated.

Note 1. The value after reset varies depending on the reset source. See **Table 24 - 3**.

Note 2. In normal operation, executing the instruction code FFH triggers an internal reset, but this is not the case during emulation by the in-circuit emulator or on-chip debugging emulator.

Caution 1. Do not read data by a 1-bit memory manipulation instruction.

Caution 2. When enabling RAM parity error resets (RPERDIS = 0), be sure to initialize the used RAM area at data access or the used RAM area + 10 bytes at execution of instruction from the RAM area.

Reset generation enables RAM parity error resets (RPERDIS = 0). For details, see 27.3.4 RAM parity error detection.


The state of the RESF register when a reset request is generated is shown in **Table 24 - 3**.

Table 24 - 3 State of the RESF Register when Reset Request is Generated

Reset Source Flag	RESET Input	Reset by POR	Reset by Execution of Illegal Instruction	Reset by WDT	Reset by RAM Parity Error	Reset by Illegal-Memory Access	Reset by LVD0 or LVD1
TRAP	Cleared (0)	Cleared (0)	Set (1)	Retained	Retained	Retained	Retained
WDTRF			Retained	Set (1)			
RPERF				Retained	Set (1)		
IAWRF					Retained	Set (1)	
LVIRF						Retained	Set (1)

The RESF register is automatically cleared after it is read by using an 8-bit memory manipulation instruction. **Figure 24 - 5** shows the procedure for checking a reset source.

Figure 24 - 5 Example of Procedure for Checking Reset Source



The above flow is an example of the procedure for checking a reset source.

24.2.2 Power-on-reset status register (PORSR)

The PORSR register is used to check the occurrence of a power-on reset.

Writing 1 to bit 0 (PORF) of the PORSR register enables this function. Writing 0 to the bit has no effect.

Write 1 to the PORF bit in advance to enable checking of the occurrence of a power-on reset.

The PORSR register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a power-on reset.

Caution 1. The PORSR register is reset only by a power-on reset; it retains the value when a reset caused by another source occurs.

Caution 2. If the PORF bit is set to 1, it guarantees that no power-on reset has occurred, but it does not guarantee that the RAM value is retained.

Figure 24 - 6 Format of Power-on-Reset Status Register (PORSR)

Address: F00F9H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	<0>
PORSR	0	0	0	0	0	0	0	PORF

PORF	Checking occurrence of power-on reset
0	A value 1 has not been written, or a power-on reset has occurred.
1	No power-on reset has occurred.

24.2.3 Peripheral reset control register 0 (PRR0)

The PRR0 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

The PRR0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Figure 24 - 7 Format of Peripheral Reset Control Register 0 (PRR0)

Address: F00F1H
After reset: 00H
R/W: R/W

Symbol	7	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PRR0	0	IICA1RES	ADCRES	IICA0RES	SAU1RES	SAU0RES	TAU1RES	TAU0RES
PRR0n	Control resetting of the on-chip peripheral modules							
0	The corresponding on-chip peripheral module is released from the reset state.							
1	The corresponding on-chip peripheral module is in the reset state. • The SFRs for use with the corresponding on-chip peripheral module are initialized.							

Remark n = 0 to 6

The on-chip peripheral modules controlled by individual bits are as follows.

Table 24 - 4 On-chip Peripheral Modules Controlled by Individual Bits in PRR0

Bit	Bit Name	Controlled On-chip Peripheral Modules
6	IICA1RES	Serial interface IICA1
5	ADCRES	A/D converter
4	IICA0RES	Serial interface IICA0
3	SAU1RES	Serial array unit 1
2	SAU0RES	Serial array unit 0
1	TAU1RES	Timer array unit 1
0	TAU0RES	Timer array unit 0

Caution Be sure to set the following bits to 0.

30-, 32-, 36-, and 40-pin products: Bits 6 and 1

44-, 48-, 52-, and 64-pin products: Bit 1

24.2.4 Peripheral reset control register 1 (PRR1)

The PRR1 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

The PRR1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Figure 24 - 8 Format of Peripheral Reset Control Register 1 (PRR1)

Address: F00FBH
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	3	2	<1>	<0>
PRR1	DACRES	SMSRES	CMPRES	TML32RES	0	0	REMCRES	CTSURES
PRR1n	Control resetting of the on-chip peripheral modules							
0	The corresponding on-chip peripheral module is released from the reset state.							
1	The corresponding on-chip peripheral module is in the reset state. • The SFRs for use with the corresponding on-chip peripheral module are initialized.							

Remark n = 0, 1, 4 to 7

The on-chip peripheral modules controlled by individual bits are as follows.

Table 24 - 5 On-chip Peripheral Modules Controlled by Individual Bits in PRR1

Bit	Bit Name	Controlled On-chip Peripheral Modules
7	DACRES	D/A converter
6	SMSRES	SNOOZE mode sequencer
5	CMPRES	Comparator
4	TML32RES	32-bit interval timer
1	REMCRES	Remote control signal receiver
0	CTSURES	Capacitive sensing unit

Caution 1. Be sure to set the following bit to 0.

30-pin products: Bit 1

Caution 2. The UARTAENn bit in the ASIMAn0 register is used to control resetting of the UARTA. For details, see 17.2.4 Operation mode setting register 0 (ASIMAn0) (n = 0, 1).

CHAPTER 25 POWER-ON-RESET CIRCUIT (POR)

25.1 Functions of Power-on-reset Circuit

The power-on-reset circuit (POR) has the following functions.

- Generates internal reset signal at power on.

The reset signal is released when the supply voltage (VDD) exceeds the detection voltage (VPOR). Note that the reset state must be retained until the operating voltage becomes in the range defined in **37.4 AC Characteristics**.

This is done by utilizing LVD0 or controlling the externally input reset signal.

- Compares supply voltage (VDD) and detection voltage (VPDR), generates internal reset signal when $VDD < VPDR$. Note that, after power supply is turned off, this LSI should be placed in the STOP mode, or in the reset state by utilizing LVD0 or externally input reset signal, before the operating voltage falls below the range defined in **37.4 AC Characteristics**. When restarting the operation, make sure that the operating voltage has returned within the range of operation.

Caution If an internal reset signal is generated by the power-on-reset circuit, the reset control flag register (RESF) and power-on-reset status register (PORSR) are cleared to 00H.

Remark 1. The RL78 microcontroller incorporates multiple hardware functions that generate an internal reset signal. A flag that indicates the reset source is located in the reset control flag register (RESF) for when an internal reset signal is generated by the watchdog timer (WDT), voltage detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. The RESF register is not cleared to 00H and the flag is set to 1 when an internal reset signal is generated by the watchdog timer (WDT), voltage detector (LVD), illegal instruction execution, RAM parity error, or illegal-memory access. For details of the RESF register, see **CHAPTER 24 RESET FUNCTION**.


Remark 2. The power-on-reset status register (PORSR) is used to check the occurrence of an internal reset from the power-on-reset circuit. For details of the PORSR register, see **CHAPTER 24 RESET FUNCTION**.

Remark 3. VPOR: POR power supply rise detection voltage
VPDR: POR power supply fall detection voltage
For details, see **37.6.5 POR circuit characteristics**.

25.2 Configuration of Power-on-reset Circuit

The block diagram of the power-on-reset circuit is shown in **Figure 25 - 1**.


Figure 25 - 1 Block Diagram of Power-on-reset Circuit



25.3 Operation of Power-on-reset Circuit

The timing of generation of the internal reset signal by the power-on-reset circuit and voltage detector is shown on the following pages.

Figure 25 - 2 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (1/2)



Note 1. The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.

Note 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.

Note 3. The time until normal operation starts includes the following reset processing time when the external reset is released (release from the first external reset following release from the POR state) after the $\overline{\text{RESET}}$ signal is driven high (1) as well as the voltage stabilization wait time after V_{POR} (1.50 V, typ.) is reached.

With the LVD circuit in use: 0.506 ms (typ.), 0.694 ms (max.)

With the LVD circuit not in use: 0.201 ms (typ.), 0.335 ms (max.)

Note 4. The reset processing times in the case of the second or subsequent external reset following release from the POR state are listed below.

With the LVD circuit in use: 0.476 ms (typ.), 0.616 ms (max.)

With the LVD circuit not in use: 0.170 ms (typ.), 0.257 ms (max.)

Note 5. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in **37.4 AC Characteristics**. This is done by controlling the externally input reset signal.


After power supply is turned off, this LSI should be placed in the STOP mode, or in the reset state by utilizing the voltage detection circuit or externally input reset signal, before the voltage falls below the range of operation. When restarting the operation, make sure that the operating voltage has returned within the range of operation.

Caution For power-on reset, be sure to use the externally input reset signal on the $\overline{\text{RESET}}$ pin when LVD0 is off. For details, see **CHAPTER 26 VOLTAGE DETECTOR (LVD)**.

Remark V_{POR} : POR power supply rise detection voltage
 V_{PDR} : POR power supply fall detection voltage

<R>

Figure 25 - 2 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector (2/2)



Note 1. The internal reset processing time includes the oscillation accuracy stabilization time of the high-speed on-chip oscillator clock.

Note 2. The high-speed on-chip oscillator clock and a high-speed system clock or subsystem clock can be selected as the CPU clock. To use the X1 clock, use the oscillation stabilization time counter status register (OSTC) to confirm the lapse of the oscillation stabilization time. To use the XT1 clock, use the timer function for confirmation of the lapse of the stabilization time.

Note 3. The time until normal operation starts includes the following LVD reset processing time after the LVD0 detection level (V_{LVD0}) is reached as well as the voltage stabilization wait + POR reset processing time after the V_{POR} (1.50 V, typ.) is reached.

LVD reset processing time: 0 to 0.041 ms (max.)

Note 4. When the power supply voltage is below the lower limit for operation and the power supply voltage is then restored after an internal reset is generated only by the voltage detector (LVD0), the following LVD reset processing time is required after the LVD0 detection level (V_{LVD0}) is reached.

LVD reset processing time: 0.040 ms (typ.), 0.041 ms (max.)

Remark 1. V_{LVDH} , V_{LVDL} : LVD detection voltage

V_{POR} : POR power supply rise detection voltage

V_{PDR} : POR power supply fall detection voltage

Remark 2. When the LVD0 interrupt mode is selected (option byte 000C1H: LVD0SEL = 0), the time until normal operation starts after power is turned on is the same as the time specified in **Note 3 of Figure 25 - 2 (2)**.

Remark 3. Operation of LVD1 is stopped when power is initially supplied. LVD1 is also stopped by an internal reset.

<R>

CHAPTER 26 VOLTAGE DETECTOR (LVD)

26.1 Functions of Voltage Detector

Enabling, selecting the operation mode, and setting the detection voltage (VLVD0) for voltage detector 0 (LVD0) are done by using an option byte (000C1H). On the other hand, enabling, selecting the operation mode, and setting the detection voltage (VLVD1) for voltage detector 1 (LVD1) are done by using the voltage detection level register.

The voltage detectors have the following functions.

- LVD0 and LVD1 compare the supply voltage (VDD) with the detection voltage (VLVD0, VLVD1), and generate an internal reset or internal interrupt signal.
- The option byte is used to select the detection voltage (VLVD0) for LVD0 from among 6 voltages (for details, see **CHAPTER 32 OPTION BYTES**).
- The voltage detection level register is used to select the detection voltage (VLVD1) for LVD1 from among 18 voltages.
- Operable in STOP mode.
- After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in **37.4 AC Characteristics**. This is done by utilizing LVD0 or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing LVD0 or controlling the externally input reset signal before the voltage falls below the operating range.

The internal reset and internal interrupt signals are generated in each mode as follows.

Reset mode LVD0	Reset mode LVD1	Interrupt mode LVD0	Interrupt mode LVD1
Deasserts an internal reset signal on detecting $VDD \geq VLVD0$. Generates an internal reset on detecting $VDD < VLVD0$ and retains the reset state until $VDD \geq VLVD0$ is detected.	Generates an internal reset on detecting $VDD < VLVD1$ after LVD1 operation has been enabled.	Retains the state of an internal reset by the LVD immediately after a reset until $VDD \geq VLVD0$. Releases the LVD internal reset by detecting $VDD \geq VLVD0$. Generates an interrupt request signal (INTLVI) by detecting $VDD < VLVD0$ or $VDD \geq VLVD0$ after the LVD internal reset is released.	Generates an interrupt request signal (INTLVI) on detecting $VDD < VLVD1$ after LVD1 operation has been enabled. After the first detection, generates an interrupt request signal (INTLVI) on detecting $VDD < VLVD1$ or $VDD \geq VLVD1$.

While LVD0 or LVD1 is operating, whether the supply voltage is no less than or less than the detection level can be checked by reading the voltage detection flag (LVDnF: bits 0 and 1 of the voltage detection register (LVIM)).

Bit 0 (LVIRF) of the reset control flag register (RESF) is set to 1 if reset occurs. For details of the RESF register, see **CHAPTER 24 RESET FUNCTION**.

<R>

26.2 Configuration of Voltage Detector

The block diagram of the voltage detector is shown in **Figure 26 - 1**.

Figure 26 - 1 Block Diagram of LVD0





Figure 26 - 2 Block Diagram of LVD1



26.3 Registers to Control the Voltage Detector

The following registers are used to control the voltage detector.

- User option byte (000C1H/040C1H): See **CHAPTER 32 OPTION BYTES**.
- Voltage detection register (LVIM)
- LVD detection flag clearing register (LVDFCLR)
- Voltage detection level register (LVIS)

26.3.1 Voltage detection register (LVIM)

This register is used to specify whether to enable or disable rewriting the voltage detection level register (LVIS), as well as to check the states of LVD0 and LVD1.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 26 - 3 Format of Voltage Detection Register (LVIM)

Address: FFFA9H
 After reset: 00H^{Note 1}
 R/W: R/W^{Notes 2, 3}

Symbol	<7>	6	5	4	<3>	<2>	<1>	<0>
LVIM	LVISEN	0	0	0	DLVD1F	DLVD0F	LVD1F	LVD0F

LVISEN	Specification of whether to enable or disable rewriting the voltage detection level register (LVIS)
0	Rewriting of the LVIS register is disabled.
1 ^{Note 4}	Rewriting of the LVIS register is enabled (reset and interrupt generation by LVD1 are masked).

DLVDnF	LVDn detection interrupt flag (n = 0, 1)
0	The given LVDn interrupt has not been detected.
1	The given LVDn interrupt has been detected.

LVDnF	Voltage detection flag (n = 0, 1)
0	Supply voltage (VDD) ≥ detection voltage (VLVDn), or when LVD is off
1	Supply voltage (VDD) < detection voltage (VLVDn)

Note 1. The value after a reset is 01H when LVD0 operation is enabled and the power supply voltage (VDD) is less than the detection voltage (VLVD0).

Note 2. Bits 0 and 1 are read-only.

Note 3. Bits 2 and 3 are read-only. These bits are cleared by using the LVD detection flag clearing register (LVDFCLR).

Note 4. While the LVISEN bit is 1, the reset and interrupt generation by LVD1 are masked. Therefore, clear the LVISEN bit to 0 after having written a new value to the LVIS register.

26.3.2 LVD detection flag clearing register (LVDFCLR)

This register is used to clear the interrupt detection flags (DLVD0F and DLVD1F) of the voltage detection register (LVIM).

The LVDFCLR register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 26 - 4 Format of LVD Detection Flag Clearing Register (LVDFCLR)

Address: F0218H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	<3>	<2>	1	0
LVDFCLR	0	0	0	0	DLVD1FCLR	DLVD0FCLR	0	0

DLVD1FCLR ^{Note}	Clearing DLVD1F
0	No effect
1	Writing 1 to this bit clears the DLVD1F flag.

DLVD0FCLR ^{Note}	Clearing DLVD0F
0	No effect
1	Writing 1 to this bit clears the DLVD0F flag.

Note Only 1 can be written to this bit. Writing 0 has no effect.
The bit is read as 0 even after 1 has been written to it.

26.3.3 Voltage detection level register (LVIS)

This register is used to select the voltage detection level for LVD1.

This register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation sets this register to 19H.

Figure 26 - 5 Format of Voltage Detection Level Register (LVIS)

Address: FFFAAH

After reset: 19H

R/W: R/W

Symbol	<7>	<6>	5	4	3	2	1	0
LVIS	LVD1EN	LVD1SEL	0	LVD1V4	LVD1V3	LVD1V2	LVD1V1	LVD1V0

LVD1EN	Enabling operation of LVD1
0	Operation stopped
1	Operation enabled

LVD1SEL	Operation mode of LVD1
0	Interrupt mode
1	Reset mode

<R>

LVD1V4	LVD1V3	LVD1V2	LVD1V1	LVD1V0	Detection voltages for LVD1 ^{Notes 1, 3, 4}	Detection voltages for LVD1 ^{Notes 1, 3, 4}	
						Rising edge	Falling edge
1	1	1	1	1	VLVD117	1.67 V ^{Note 2}	1.63 V ^{Note 2}
1	1	1	1	0	VLVD116	1.78 V ^{Note 2}	1.74 V ^{Note 2}
1	1	1	0	1	VLVD115	1.88 V ^{Note 2}	1.84 V ^{Note 2}
1	1	1	0	0	VLVD114	1.98 V	1.94 V
1	1	0	1	1	VLVD113	2.09 V	2.04 V
1	1	0	1	0	VLVD112	2.20 V	2.15 V
1	1	0	0	1	VLVD111	2.30 V	2.25 V
1	1	0	0	0	VLVD110	2.40 V	2.35 V
1	0	1	1	1	VLVD19	2.50 V	2.45 V
1	0	1	1	0	VLVD18	2.66 V	2.60 V
1	0	1	0	1	VLVD17	2.82 V	2.76 V
1	0	1	0	0	VLVD16	2.97 V	2.91 V
1	0	0	1	1	VLVD15	3.13 V	3.06 V
1	0	0	1	0	VLVD14	3.35 V	3.27 V
1	0	0	0	1	VLVD13	3.55 V	3.47 V
1	0	0	0	0	VLVD12	3.75 V	3.67 V
0	1	1	1	1	VLVD11	3.96 V	3.88 V
0	1	1	1	0	VLVD10	4.16 V	4.08 V

Note 1. The LVD1V4 to LVD1V0 bits can only be rewritten once after release from the reset state.

Note 2. This setting can only be used when LVD0 is off.

Note 3. When setting LVD0 to reset mode, set the detection voltage of LVD1 higher than the detection voltage of LVD0.

<R>

<R>

<R>

Note 4. If LVD0 is set to interrupt mode and the LVD0 detection voltage is greater than the LVD1 detection voltage, LVD0 becomes undefined after the LVD1 setting following release from the reset state.

Caution When the values in the LVIS register are to be changed, do so according to the procedure described in Figures 26 - 10 and 26 - 11.

26.4 Operation of Voltage Detector

26.4.1 When used as reset mode

Enabling, selecting the operation mode (reset mode: LVD0SEL = 1), and setting the detection voltage (VLVD0) for LVD0 are done by using an option byte (000C1H).

On the other hand, enabling, selecting the operation mode (reset mode: LVD1SEL = 1), and setting the detection voltage (VLVD1) for LVD1 are done by using the voltage detection level register (LVIS).

- Operation in LVD reset mode

When LVD0 is set for the reset mode (the value of the LVD0SEL bit in the option byte is 1), the state of the internal reset being applied by LVD0 is retained until the power supply voltage (VDD) exceeds the rising voltage detection level (VLVD0) after power has been supplied. The internal reset is released when the supply voltage (VDD) exceeds the rising voltage detection level (VLVD0).

At the fall of the operating voltage, an internal reset by LVD0 is generated when the power supply voltage (VDD) falls below the falling voltage detection level (VLVD0).


Operation of LVD1 is stopped when power is initially supplied. When LVD1 operation is enabled, it generates an internal reset when the power supply voltage (VDD) falls below the voltage detection level (VLVD1). If operation of LVD1 is enabled while the power supply voltage (VDD) is lower than the voltage detection level (VLVD1), it generates an internal reset at the time its operation is enabled. If LVD1 is set for reset mode, LVD0 is placed in interrupt mode. In addition, the generation of an internal reset by LVD1 places LVD0 in reset mode.

LVD1 detection voltage can only be set once after release from the reset state.


Figure 26 - 6 shows the timing of the internal reset signal generated in the LVD reset mode.

<R>

<R> Figure 26 - 6 Timing of LVD0 Internal Reset Signal Generation



<R> Figure 26 - 7 Timing of LVD1 Internal Reset Signal Generation

<R> **Remark** LVD0: Reset mode

26.4.2 When used as interrupt mode

Enabling, selecting the operation mode (interrupt mode: LVD0SEL = 0), and setting the detection voltage (VLVD0) for LVD0 are done by using an option byte (000C1H).

On the other hand, enabling, selecting the operation mode (interrupt mode: LVD1SEL = 0), and setting the detection voltage (VLVD1) for LVD1 are done by using the voltage detection level register (LVIS).

- Operation in LVD interrupt mode

When LVD0 is set for the interrupt mode (the value of the LVD0SEL bit in the option byte is 0), the state of the internal reset being applied by LVD0 is retained until the power supply voltage (VDD) exceeds the rising voltage detection level (VLVD0) immediately after a reset has been generated. The internal reset is released when the power supply voltage (VDD) exceeds the rising voltage detection level (VLVD0).

After the internal reset signal has been deasserted, LVD0 generates an interrupt request signal (INTLVI) if the power supply voltage (VDD) falls below the voltage detection level (VLVD0). Similarly, when the power supply voltage (VDD) rises above the voltage detection level (VLVD0), LVD0 also generates an interrupt request signal (INTLVI). When the voltage falls, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in **37.4 AC Characteristics**.


When restarting the operation, make sure that the power supply voltage has returned within the operating voltage range.

Operation of LVD1 is stopped when power is initially supplied. When LVD1 operation is enabled, it generates an interrupt request signal (INTLVI) when the power supply voltage (VDD) falls below the voltage detection level (VLVD1). Similarly, when the power supply voltage (VDD) rises above the voltage detection level (VLVD1), LVD1 also generates an interrupt request signal (INTLVI). Note that if operation of LVD1 is enabled while the power supply voltage (VDD) is lower than the voltage detection level (VLVD1), it generates an interrupt request signal (INTLVI) at the time its operation is enabled.

LVD1 detection voltage can only be set once after release from the reset state.

Figure 26 - 8 shows the timing of the interrupt request signal generated in the LVD interrupt mode.

<R> Figure 26 - 8 Timing of LVD0 Interrupt Signal Generation




Note 1. The LVIMK flag is set to 1 by reset signal generation.

Note 2. When the voltage falls, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal, before the voltage falls below the operating voltage range defined in 37.4 AC

Characteristics. When restarting the operation, make sure that the operating voltage has returned within the operating voltage range.

<R> Figure 26 - 9 Timing of LVD1 Interrupt Signal Generation



Note The LVIMK flag is set to 1 by reset signal generation.

<R> **Remark** LVD0: Reset mode

26.5 Points for Caution when the Voltage Detector is to be Used


(1) Voltage fluctuation when power is supplied

In a system where the supply voltage (VDD) fluctuates for a certain period in the vicinity of the detection voltages for LVD0 or LVD1, the system may be repeatedly reset and released from the reset state. In this case, the time from release of reset to the start of the operation of the microcontroller can be arbitrarily set by taking the following action.

<Action>

After releasing the reset signal, wait for the supply voltage fluctuation period of each system by means of a software counter that uses a timer, and then initialize the ports.

Figure 26 - 10 Example of Software Processing If Supply Voltage Fluctuation is 50 ms or Less in Vicinity of the Detection Voltages for LVD0 or LVD1




Note If reset is generated again during this period, initialization processing <2> is not started.

Remark $m = 0, 1$
 $n = 0$ to 7

- (2) Delays from the time an LVD0 or LVD1 reset source condition is satisfied until an LVD0 or LVD1 reset has been generated and deasserted

The delay is from the time the power supply voltage (V_{DD}) becomes less than the LVD0 or LVD1 falling detection voltage (V_{LVD0} or V_{LVD1}) until the LVD0 or LVD1 reset is generated. In the same way, the delay is from the time the LVD0 or LVD1 rising detection voltage (V_{LVD0} or V_{LVD1}) becomes no greater than the power supply voltage (V_{DD}) until the LVD0 or LVD1 reset is deasserted. See **Figure 26 - 11**.

Figure 26 - 11 Delays from the Time an LVD0 or LVD1 Reset Source Condition is Satisfied until an LVD0 or LVD1 Reset has been Generated and Deasserted



$<1>$: Delay for detection (300 μ s (max.))

(3) Turning power on when LVD0 is off

Use the external reset input via the $\overline{\text{RESET}}$ pin when LVD0 is off.

For an external reset, input a low level for 10 μs or more to the $\overline{\text{RESET}}$ pin. To perform an external reset upon power application, input a low level to the $\overline{\text{RESET}}$ pin, turn power on, continue to input a low level to the pin for 10 μs or more within the operating voltage range shown in **37.4 AC Characteristics**, and then input a high level to the pin.

(4) Operating voltage fall when LVD0 is off or the interrupt mode is selected

When the operating voltage falls with LVD0 off or with the interrupt mode selected, this LSI should be placed in the STOP mode, or placed in the reset state by controlling the externally input reset signal before the voltage falls below the operating voltage range defined in **37.4 AC Characteristics**. When restarting the operation, make sure that the operating voltage has returned within the operating voltage range.

<R>

(5) Procedure for setting the LVD1 detection voltage

Follow the procedure below to set the LVD1 detection voltage. After step 3, LVD1 is enabled after the stabilization waiting time (at least 500 μs) has elapsed.

1. Set the LVIEN bit of the LVIM register to 1.
2. Set the LVD1EN bit of the LVIS register to 1 and change the setting of the LVD1V4 to LVD1V0 bits.
3. Set the LVIEN bit of the LVIM register to 0.

CHAPTER 27 SAFETY FUNCTIONS

27.1 Overview of Safety Functions

The RL78/G23 provides the following safety functions to comply with the IEC60730 and IEC61508 safety standards. These safety functions enable the microcontroller to self-diagnose abnormalities and safely stop operating if an abnormality is detected.

(1) Flash memory CRC operation (high-speed CRC, general-purpose CRC)

This detects data errors in the flash memory by performing CRC operations.

The following two CRC functions are provided in the RL78/G23 and they can be used according to the application or purpose of use.

- High-speed CRC: The CPU can be stopped and a high-speed check executed on its entire code flash memory area during the initialization routine.
- General-purpose CRC: This can be used for checking various data in addition to the code flash memory area while the CPU is running.

(2) Flash memory guard function

This prevents rewriting of data in the flash memory due to incorrect CPU operations.

(3) RAM parity error detection

This detects parity errors when reading RAM data.

(4) RAM guard function

This prevents rewriting of data in RAM due to incorrect CPU operations.

(5) SFR guard function

This prevents rewriting of data in the SFRs due to incorrect CPU operations.

(6) Illicit memory access detection

This detects illicit accesses to invalid memory areas (such as areas where no memory is allocated and areas to which access is restricted).

(7) Guard function of invalid memory access detection control register (IAWCTL)

This prevents rewriting of the invalid memory access detection control register due to incorrect CPU operations.

(8) Frequency detection

This function allows a self-check of the CPU/peripheral hardware clock frequencies using the timer array unit.

(9) Testing of the A/D converter

This test checks whether or not the A/D converter is operating normally by converting the A/D converter's positive and negative reference voltages, analog input channels (ANLxx), temperature sensor output voltage, and internal reference voltage.

(10) Detection of the digital output signal level of the I/O pins

This is used to read the output level of an I/O pin when the pin is in the output mode.

(11) UART loopback

This is used to confirm that the transmit data is output normally by shutting off the TXDn and RXDn pins of UARTn and the TXDAm and RXDAm pins of UARTAm from the outside and connecting them within the MCU to loop back the output from the transmission shift register to the reception shift register.

Remark 1. $n = 0$ to 3, $m = 0, 1$

Remark 2. For usage examples of the safety functions complying with the IEC60730 and IEC61508 safety standards, refer to the **application notes IEC60730/60335 Self Test Library for RL78 MCU (R01AN1062 and R01AN1296)**.

27.2 Registers to Control the Safety Functions

The following registers are used to control the safety functions.

- Flash memory CRC control register (CRC0CTL)
- Flash memory CRC operation result register (PGCRCL)
- CRC input register (CRCIN)
- CRC data register (CRCD)
- Code flash memory guard register (GFLASH0)
- Data flash memory guard register (GFLASH1)
- Flash security area guard register (GFLASH2)
- RAM parity error control register (RPECTL)
- Invalid memory access detection control register (IAWCTL)
 - RAM guard function
 - SFR guard function
 - Illicit memory access detection
- Guard register of IAWCTL register (GIAWCTL)
- Timer input select register 0 (TIS0)
- A/D test register (ADTES)
- Analog input channel specification register (ADS)
- Port mode select register (PMS)
- UART loopback select register (ULBS)

The content of each register is described in **27.3 Operation of Safety Functions**.

27.3 Operation of Safety Functions

27.3.1 Flash memory CRC operation function (high-speed CRC)

The IEC60730 standard mandates the checking of data in the flash memory, and recommends using a CRC to do it. The high-speed CRC provided in the RL78/G23 can be used to check the entire code flash memory area during the initialization routine. The high-speed CRC can be executed only when the program is allocated on the RAM and in the HALT mode of the main system clock.

The high-speed CRC performs an operation by reading 32-bit data per clock from the flash memory while stopping the CPU. This function therefore can finish a check in a shorter time (for example, 512 μ s@32 MHz with 64-Kbyte flash memory).

The CRC generator polynomial used complies with " $X^{16} + X^{12} + X^5 + 1$ " of CRC-16-CCITT.

The high-speed CRC operates in MSB first order from bit 31 to bit 0.

Caution **The CRC operation result might differ during on-chip debugging because the monitor program is allocated.**

Remark The operation result is different between the high-speed CRC and the general-purpose CRC, because the general-purpose CRC operates in LSB first order.

27.3.1.1 Flash memory CRC control register (CRC0CTL)

This register is used to control the operation of the high-speed CRC ALU, as well as to specify the operation range.

The CRC0CTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 27 - 1 Format of Flash Memory CRC Control Register (CRC0CTL)

Address: F02F0H

After reset: 00H

R/W: R/W

Symbol	<7>	6	5	4	3	2	1	0
CRC0CTL	CRC0EN	0	FEA5	FEA4	FEA3	FEA2	FEA1	FEA0

CRC0EN	Control of CRC ALU operation
0	Stops the operation.
1	Starts the operation according to HALT instruction execution.

FEA5	FEA4	FEA3	FEA2	FEA1	FEA0	High-speed CRC operation range
0	0	0	0	0	0	0000H to 03FFBH (16 Kbytes - 4 bytes)
0	0	0	0	0	1	0000H to 07FFBH (32 Kbytes - 4 bytes)
0	0	0	0	1	0	0000H to 0BFFBH (48 Kbytes - 4 bytes)
0	0	0	0	1	1	0000H to 0FFFH (64 Kbytes - 4 bytes)
0	0	0	1	0	0	0000H to 13FFBH (80 Kbytes - 4 bytes)
0	0	0	1	0	1	0000H to 17FFBH (96 Kbytes - 4 bytes)
0	0	0	1	1	0	0000H to 1BFFBH (112 Kbytes - 4 bytes)
0	0	0	1	1	1	0000H to 1FFFH (128 Kbytes - 4 bytes)
0	0	1	0	0	0	0000H to 23FFBH (144 Kbytes - 4 bytes)
0	0	1	0	0	1	0000H to 27FFBH (160 Kbytes - 4 bytes)
0	0	1	0	1	0	0000H to 2BFFBH (176 Kbytes - 4 bytes)
0	0	1	0	1	1	0000H to 2FFFH (192 Kbytes - 4 bytes)
0	0	1	1	0	0	0000H to 33FFBH (208 Kbytes - 4 bytes)
0	0	1	1	0	1	0000H to 37FFBH (224 Kbytes - 4 bytes)
0	0	1	1	1	0	0000H to 3BFFBH (240 Kbytes - 4 bytes)
0	0	1	1	1	1	0000H to 3FFFH (256 Kbytes - 4 bytes)
0	1	0	0	0	0	0000H to 43FFBH (272 Kbytes - 4 bytes)
0	1	0	0	0	1	0000H to 47FFBH (288 Kbytes - 4 bytes)
0	1	0	0	1	0	0000H to 4BFFBH (304 Kbytes - 4 bytes)
0	1	0	0	1	1	0000H to 4FFFH (320 Kbytes - 4 bytes)
0	1	0	1	0	0	0000H to 53FFBH (336 Kbytes - 4 bytes)
0	1	0	1	0	1	0000H to 57FFBH (352 Kbytes - 4 bytes)

FEA5	FEA4	FEA3	FEA2	FEA1	FEA0	High-speed CRC operation range
0	1	0	1	1	0	0000H to 5BFFBH (368 Kbytes - 4 bytes)
0	1	0	1	1	1	0000H to 5FFF BH (384 Kbytes - 4 bytes)
0	1	1	0	0	0	0000H to 63FFBH (400 Kbytes - 4 bytes)
0	1	1	0	0	1	0000H to 67FFBH (416 Kbytes - 4 bytes)
0	1	1	0	1	0	0000H to 6BFFBH (432 Kbytes - 4 bytes)
0	1	1	0	1	1	0000H to 6FFF BH (448 Kbytes - 4 bytes)
0	1	1	1	0	0	0000H to 73FFBH (464 Kbytes - 4 bytes)
0	1	1	1	0	1	0000H to 77FFBH (480 Kbytes - 4 bytes)
0	1	1	1	1	0	0000H to 7BFFBH (496 Kbytes - 4 bytes)
0	1	1	1	1	1	0000H to 7FFF BH (512 Kbytes - 4 bytes)
1	0	0	0	0	0	0000H to 83FFBH (528 Kbytes - 4 bytes)
1	0	0	0	0	1	0000H to 87FFBH (544 Kbytes - 4 bytes)
1	0	0	0	1	0	0000H to 8BFFBH (560 Kbytes - 4 bytes)
1	0	0	0	1	1	0000H to 8FFF BH (576 Kbytes - 4 bytes)
1	0	0	1	0	0	0000H to 93FFBH (592 Kbytes - 4 bytes)
1	0	0	1	0	1	0000H to 97FFBH (608 Kbytes - 4 bytes)
1	0	0	1	1	0	0000H to 9BFFBH (624 Kbytes - 4 bytes)
1	0	0	1	1	1	0000H to 9FFF BH (640 Kbytes - 4 bytes)
1	0	1	0	0	0	0000H to A3FFBH (656 Kbytes - 4 bytes)
1	0	1	0	0	1	0000H to A7FFBH (672 Kbytes - 4 bytes)
1	0	1	0	1	0	0000H to ABFFBH (688 Kbytes - 4 bytes)
1	0	1	0	1	1	0000H to AFFF BH (704 Kbytes - 4 bytes)
1	0	1	1	0	0	0000H to B3FFBH (720 Kbytes - 4 bytes)
1	0	1	1	0	1	0000H to B7FFBH (736 Kbytes - 4 bytes)
1	0	1	1	1	0	0000H to BBFFBH (752 Kbytes - 4 bytes)
1	0	1	1	1	1	0000H to BFFF BH (768 Kbytes - 4 bytes)
Other than the above						Setting prohibited

Remark Input the expected CRC operation result value to be used for comparison in the lowest 4 bytes of the flash memory. Note that the operation range will thereby be reduced by 4 bytes.

27.3.1.2 Flash memory CRC operation result register (PGCRCL)

This register holds the high-speed CRC operation results.

The PGCRCL register can be set by a 16-bit memory manipulation instruction.

The value of this register is 0000H following a reset.

Figure 27 - 2 Format of Flash Memory CRC Operation Result Register (PGCRCL)

Address: F02F2H

After reset: 0000H

R/W: R/W


Symbol	15	14	13	12	11	10	9	8
PGCRCL	PGCRC15	PGCRC14	PGCRC13	PGCRC12	PGCRC11	PGCRC10	PGCRC9	PGCRC8
	7	6	5	4	3	2	1	0
	PGCRC7	PGCRC6	PGCRC5	PGCRC4	PGCRC3	PGCRC2	PGCRC1	PGCRC0
	PGCRC15 to PGCRC0							
	High-speed CRC operation results							
	0000H to FFFFH							
	Holds the high-speed CRC operation results.							

Caution The PGCRCL register can only be written if CRC0EN (bit 7 of the CRC0CTL register) = 1.

Figure 27 - 3 shows the flowchart of flash memory CRC operation function (high-speed CRC).

<Operation flow>

Figure 27 - 3 Flowchart of Flash Memory CRC Operation Function (High-speed CRC)



Caution 1. The CRC operation is executed only on the code flash.

Caution 2. Store the expected CRC operation value in the area below the operation range in the code flash.

Caution 3. The CRC operation is enabled by executing the HALT instruction in the RAM area.

Be sure to execute the HALT instruction in the RAM area.

The expected CRC value can be calculated by using the CS+ integrated development environment. See the CS+ Integrated Development Environment user's manual for details.


27.3.2 CRC operation (general-purpose CRC)

To guarantee safety during operation, the IEC61508 standard mandates the checking of data even while the CPU is operating.

The general-purpose CRC handles CRC operation as a peripheral module while the CPU is operating. The general-purpose CRC can be used for checking various data in addition to the code flash memory area. The data to be checked can be specified by using software (a user-created program). The CRC calculation function in the HALT mode can be used only during DMA transfer.

The general-purpose CRC can operate either in the main system clock operation mode or in the subsystem clock operation mode.

The CRC generator polynomial used is " $X^{16} + X^{12} + X^5 + 1$ " of CRC-16-CCITT. The data to be input is inverted in bit order and then calculated to allow for LSB-first communication. For example, if the data 12345678H is sent from the LSB, values are written to the CRCIN register in the order of 78H, 56H, 34H, and 12H, enabling a value of 08F6H to be obtained from the CRCD register. This is the result obtained by executing a CRC operation on the bit rows shown below, which consist of the data 12345678H inverted in bit order.



Caution Because the debugger rewrites the software break setting line to a break instruction during program execution, the CRC operation result differs if a software break is set in the CRC operation target area.

27.3.2.1 CRC input register (CRCIN)

The CRCIN is an 8-bit register to set the CRC operation data of the general-purpose CRC.

The possible setting range is 00H to FFH.

The CRCIN register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 27 - 4 Format of CRC Input Register (CRCIN)

Address: FFFACH
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
CRCIN								
Bits 7 to 0	Function							
00H to FFH	Data input							

27.3.2.2 CRC data register (CRCD)

This register holds the CRC operation result of the general-purpose CRC.

The setting range is 0000H to FFFFH.


After one clock cycle of the CPU/peripheral hardware clock (f_{CLK}) has elapsed from the time CRCIN register was written to, the CRC operation result is stored in the CRCD register.

The CRCD register can be set by a 16-bit memory manipulation instruction.

The value of this register is 0000H following a reset.

Figure 27 - 5 Format of CRC Data Register (CRCD)

Address: F02FAH
After reset: 0000H
R/W: R/W




Caution 1. Read the value written to the CRCD register before writing to the CRCIN register.

Caution 2. If conflict between writing a value and storing the operation result in the CRCD register occurs, the writing is ignored.

<Operation flow>

Figure 27 - 6 CRC Operation Function (General-Purpose CRC)



27.3.3 Flash memory guard function

To ensure safe operation, the IEC60730 standard requires protecting flash memory from rewriting of its data due to incorrect CPU operations.


The RL78/G23 has functionality to protect data in the code flash memory, data flash memory, and the security area in the flash memory. Enabling this function disables writing to the protected area of the flash memory. Reading from the protected area is possible.

27.3.3.1 Code flash memory guard register (GFLASH0)

This register is used to protect the code flash memory against being rewritten. To allow rewriting of the code flash memory, set the GFLASH0.GFL0 bit to 0. To protect the code flash memory, set the GFLASH0.GFL0 bit to 1. Be sure to confirm that the value has been set to 1 before reading from the code flash memory.

Figure 27 - 7 Format of Code Flash Memory Guard Register (GFLASH0)

Address: F0488H
After reset: 0000H
R/W: R/W



The RKEY[7:0] bits contain the key code to control rewriting of the GFLASH0 register. When rewriting the GFL0 bit, set RKEY[7:0] to 30H and then write to all 16 bits of this register at once. The RKEY[7:0] bits return 00H when read.


GFL0	Control of rewriting the code flash memory
0	Disables protection of the code flash memory (rewriting is allowed).
1	Enables protection of the code flash memory (rewriting is not allowed).

27.3.3.2 Data flash memory guard register (GFLASH1)

This register is used to protect the data flash memory against being rewritten. To allow rewriting of the data flash memory, set the GFLASH1.GFL1 bit to 0. To protect the data flash memory, set the GFLASH1.GFL1 bit to 1. Be sure to confirm that the value has been set to 1 before reading from the data flash memory.

Figure 27 - 8 Format of Data Flash Memory Guard Register (GFLASH1)

Address: F048AH
 After reset: 0000H
 R/W: R/W



The RKEY[7:0] bits contain the key code to control rewriting of the GFLASH1 register. When rewriting the GFL1 bit, set RKEY[7:0] to C5H and then write to all 16 bits of this register at once. The RKEY[7:0] bits return 00H when read.

GFL1	Control of rewriting the data flash memory
0	Disables protection of the data flash memory (rewriting is allowed).
1	Enables protection of the data flash memory (rewriting is not allowed).

27.3.3.3 Flash security area guard register (GFLASH2)


This register is used to protect the flash memory's security area, which holds the security settings. To allow rewriting of the flash memory's security area, set the GFLASH2.GFL2 bit to 0.

Figure 27 - 9 Format of Flash Security Area Guard Register (GFLASH2)

Address: F048CH

After reset: 0000H

R/W: R/W



The RKEY[7:0] bits contain the key code to control rewriting of the GFLASH2 register. When rewriting the GFL2 bit, set RKEY[7:0] to 9AH and then write to all 16 bits of this register at once. The RKEY[7:0] bits return 00H when read.

GFL2	Control of rewriting the flash memory's security area
0	Disables protection of the security area in the flash memory (rewriting is allowed).
1	Enables protection of the security area in the flash memory (rewriting is not allowed).

27.3.4 RAM parity error detection

The IEC60730 standard mandates the checking of RAM data. A single-bit parity bit is therefore added to all 8-bit data in the RL78/G23's RAM. By using this RAM parity error detection, the parity bit is appended when data is written, and the parity is checked when the data is read. This function can also be used to trigger a reset when a parity error occurs.

27.3.4.1 RAM parity error control register (RPECTL)

This register is used to control the parity error generation check bit and reset generation due to parity errors.

The RPECTL register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 27 - 10 Format of RAM Parity Error Control Register (RPECTL)

Address: F00F5H
After reset: 00H
R/W: R/W

Symbol	<7>	6	5	4	3	2	1	<0>
RPECTL	RPERDIS	0	0	0	0	0	0	RPEF
	RPERDIS	Parity error reset mask flag						
	0	Enables parity error resets.						
	1	Disables parity error resets.						
	RPEF	Parity error status flag						
	0	No parity error has occurred.						
	1	A parity error has occurred.						

Caution The parity bit is appended when data is written, and the parity is checked when the data is read. Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize RAM areas where data access is to proceed before reading data.
The RL78's CPU executes look-ahead due to the pipeline operation, the CPU might read an uninitialized RAM area that is allocated beyond the RAM used, which causes a RAM parity error. Therefore, while RAM parity error resets are enabled (RPERDIS = 0), be sure to initialize the RAM area + 10 bytes when instructions are fetched from RAM areas.


Remark 1. The parity error reset is enabled by default (RPERDIS = 0).

Remark 2. Even if the parity error reset is disabled (RPERDIS = 1), the RPEF flag will be set (1) if a parity error occurs. If parity error resets are enabled (RPERDIS = 0) with RPEF set to 1, a parity error reset is generated when the RPERDIS bit is cleared to 0.

Remark 3. The RPEF flag in the RPECTL register is set (1) when the RAM parity error occurs and cleared (0) by writing 0 to it or by any reset source. When RPEF = 1, the value is retained even if RAM for which no parity error has occurred is read.

Remark 4. The general registers are not included for RAM parity error detection.

Figure 27 - 11 Flowchart of RAM Parity Check



Note To check the state following an internal reset triggered by a RAM parity error, see **CHAPTER 24 RESET FUNCTION**.

27.3.5 RAM guard function

To guarantee safe operation, the IEC61508 standard requires important data stored in the RAM to be protected even if a CPU malfunction occurs. The RL78/G23 has functionality to protect data in the specified memory space. Enabling this function disables writing to the specified area of the RAM. Reading from the specified area is possible.

27.3.5.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of illicit memory accesses, and protection of the RAM and SFRs. Use the GRAM1 and GRAM0 bits to protect the RAM.

The IAWCTL register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 27 - 12 Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: F0078H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

GRAM1	GRAM0	Protected area in the RAM Note
0	0	Disabled. Writing to the RAM is allowed.
0	1	128 bytes from the base address of the RAM
1	0	256 bytes from the base address of the RAM
1	1	512 bytes from the base address of the RAM

Note The base address of the RAM differs depending on the size of the RAM in the product.

Remark The protection of the RAM by this register is only effective against accesses from the CPU, data transfer controller (DTC), and SNOOZE mode sequencer (SMS).

27.3.6 SFR guard function

To guarantee safe operation, the IEC61508 standard requires important data stored in the SFRs to be protected even if a CPU malfunction occurs. The RL78/G23 provides functionality to protect the data in the control registers for use with the ports, interrupts, clock control, voltage detection, and RAM parity error detection. Enabling this function disables writing to the protected area of the SFRs. Reading from the protected area is possible.

27.3.6.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of illicit memory accesses and the protection of the RAM and SFRs. Use the GPORT, GINT, and GCSC bits to protect the SFRs.

The IAWCTL register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 27 - 13 Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: F0078H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

GPORT	Protection of the port control registers
0	Disabled. Reading from and writing to the port control registers are allowed.
1	Enabled. Writing to the port control registers is not allowed. Reading from them is allowed. [Protected SFRs] PMxx, PUxx, PIMxx, POMxx, PMCAxx, PMCTxx, PMCExx, PFOEx, PDIDISxx, CCDE, CCSm, PTDC Note

GINT	Protection of the interrupt control registers
0	Disabled. Reading from and writing to the interrupt control registers are allowed.
1	Enabled. Writing to the interrupt control registers is not allowed. Reading from them is allowed. [Protected SFRs] IFxx, MKxx, PRxx, EGPx, EGNx

GCSC	Protection of the clock, voltage detector, and RAM parity error detection control registers
0	Disabled. Reading from and writing to the the clock, voltage detector, and RAM parity error detection control registers are allowed.
1	Enabled. Writing to the the clock, voltage detector, and RAM parity error detection control registers is not allowed. Reading from them is allowed. [Protected SFRs] CMC, CSC, OSTs, CKC, PERx, OSMC, LVIM, LVIS, RPECTL, CKSEL, PRRx, MOCODIV, WKUPMD, PSMCR

Note The port registers (Pxx) are not protected.

<R>

27.3.7 Illicit memory access detection

The IEC60730 standard mandates checking that the CPU and interrupts are operating correctly.

The RL78/G23 provides functionality to trigger a reset when an invalid memory area is accessed. Access to the areas indicated as "Not allowed" in **Figure 27 - 14** is detected as illicit.

Figure 27 - 14 Illicit Access Areas

		Whether or not access is allowed			
		Read	Write	Instruction fetch	
FFFFFH	Special function registers (SFRs) 256 bytes	Allowed	Allowed	Not allowed	
FFF00H FFEFFH	General-purpose registers 32 bytes			Allowed	
FFEE0H FFEDFH	RAM ^{Note}		Not allowed		Allowed
zzzzzH					
≈ Mirror ≈				Not allowed	Not allowed
Data flash memory					
F1000H F0FFFH	Reserved		Allowed	Allowed	
F0800H F07FFH	Special function registers (2nd SFRs) 2 Kbytes			Not allowed	
F0000H EFFFFH	Reserved		Not allowed	Allowed	
EF000H EEFFFH				Not allowed	
≈ ≈				Not allowed	
yyyyyH xxxxxH	Code flash memory ^{Note}			Allowed	
00000H					

See the next page for the details of Note in the figure.

Note The following table lists the capacity and address of the code flash memory and RAM, and the lowest address of the area to be detected as illicit when accessed of each product.

Products	Code flash memory (00000H to xxxxxH)	RAM (zzzzzH to FFEFFH)	Lowest address of the area to be detected as illicit when accessed for reading or instruction fetching (yyyyyH)
R7F100GxF (x = A, B, C, E, F, G, J, L)	98304 × 8 bits (00000H to 17FFFH)	12288 × 8 bits (FCF00H to FFEFFH)	18000H
R7F100GxG (x = A, B, C, E, F, G, J, L, M, P)	131072 × 8 bits (00000H to 1FFFFH)	16384 × 8 bits (FBF00H to FFEFFH)	20000H
R7F100GxH (x = A, B, C, E, F, G, J, L, M, P)	196608 × 8 bits (00000H to 2FFFFH)	20480 × 8 bits (FAF00H to FFEFFH)	30000H
R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S)	262144 × 8 bits (00000H to 3FFFFH)	24576 × 8 bits (F9F00H to FFEFFH)	40000H
R7F100GxK (x = F, G, J, L, M, P, S)	393216 × 8 bits (00000H to 5FFFFH)	32768 × 8 bits (F7F00H to FFEFFH)	60000H
R7F100GxL (x = F, G, J, L, M, P, S)	524288 × 8 bits (00000H to 7FFFFH)	49152 × 8 bits (F3F00H to FFEFFH)	80000H
R7F100GxN (x = F, G, J, L, M, P, S)	786432 × 8 bits (00000H to BFFFFH)	49152 × 8 bits (F3F00H to FFEFFH)	C0000H

27.3.7.1 Invalid memory access detection control register (IAWCTL)

This register is used to control the detection of illicit memory accesses and the protection of the RAM and SFRs. Use the IAWEN bit to protect the SFRs.

The IAWCTL register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 27 - 15 Format of Invalid Memory Access Detection Control Register (IAWCTL)

Address: F0078H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
IAWCTL	IAWEN	0	GRAM1	GRAM0	0	GPORT	GINT	GCSC

IAWEN ^{Note}	Control of illicit memory access detection
0	Disables the detection of illicit memory accesses.
1	Enables the detection of illicit memory accesses.

Note Only writing 1 to the IAWEN bit has an effect. Writing 0 to it has no effect after the IAWEN bit has been set to 1.

Remark When WDTON = 1 (watchdog timer operation enabled) is set in the option byte (000C0H), the illicit memory access detection is enabled even if IAWEN = 0.

27.3.8 Guard function of invalid memory access detection control register

To ensure safe operation, the IEC60730 standard requires the setting for enabling or disabling illicit memory access detection to be protected from being rewritten even if a CPU malfunction occurs.


The RL78/G23 provides functionality to protect the invalid memory access detection control register (IAWCTL) against being rewritten. Enabling the protection of the invalid memory access detection control register disables writing to the given register. Reading from the protected register is possible.

27.3.8.1 Guard register of IAWCTL register (GIAWCTL)

This register is used to protect the setting for enabling or disabling the illicit memory access detection. To allow rewriting of the invalid memory access detection control register (IAWCTL), set the GIAWCTL.GIA bit to 0 to disable protection of the IAWCTL register.

Figure 27 - 16 Format of Guard Register of IAWCTL Register (GIAWCTL)

Address: F048EH
After reset: 0000H
R/W: R/W



The RKEY[7:0] bits contain the key code to control rewriting of the GIAWCTL register. When rewriting the GIA bit, set RKEY[7:0] to C4H and then write to all 16 bits of this register at once. The RKEY[7:0] bits return 00H when read.

GIA	Control of rewriting the IAWCTL register
0	Disables protection of the IAWCTL register (rewriting is allowed).
1	Enables protection of the IAWCTL register (rewriting is not allowed).

27.3.9 Frequency detection

The IEC60730 standard mandates checking that the oscillation frequency is correct.

By using the CPU/peripheral hardware clock frequency (f_{CLK}) to measure the pulse width of the input signal to channel 5 of the timer array unit 0 (TAU0), whether the proportional relationship between the two clock frequencies is correct can be determined. Note that, however, if one or both clock operations are completely stopped, the proportional relationship between the clocks cannot be determined.

<Clock frequencies to be compared>


<1> CPU/peripheral hardware clock frequency (f_{CLK}):

- High-speed on-chip oscillator clock (f_{IH})
- High-speed system clock (f_{MX})

<2> Input to channel 5 of the timer array unit

- Timer input to channel 5 (TI05)
- Low-speed on-chip oscillator clock (f_{IL})
- Subsystem clock (f_{SUB})
- Medium-speed on-chip oscillator clock (f_{IM})

Figure 27 - 17 Configuration of Frequency Detection Function



If the results of input pulse interval measurement are abnormal, the clock frequency is considered to be abnormal. For details on the input pulse interval measurement, see **7.8.4 Operation for input pulse interval measurement**.

27.3.9.1 Timer input select register 0 (TIS0)

The TIS0 register is used to select the timer input of channel 5 of the timer array unit 0 (TAU0).

The TIS0 register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 27 - 18 Format of Timer Input Select Register 0 (TIS0)

Address: F0074H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
TIS0	0	0	0	0	0	TIS02	TIS01	TIS00

TIS02	TIS01	TIS00	Selection of timer input used with channel 5
0	0	0	Input signal of timer input pin (TI05)
0	0	1	Event input signal from ELCL
0	1	1	Medium-speed on-chip oscillator clock (f _{IM})
1	0	0	Low-speed on-chip oscillator clock (f _{IL})
1	0	1	Subsystem clock (f _{SUB})
Other than the above			Setting prohibited

27.3.10 Testing of the A/D converter

The IEC60730 standard mandates testing of the A/D converter. This test checks whether or not the A/D converter is operating normally by converting the A/D converter's positive and negative reference voltages, analog input channels (ANLxx), temperature sensor output voltage, and internal reference voltage. For details on the method of checking, refer to the **application note (R01AN0955) Safety Function (A/D test)**.

Use the following procedure to check the analog multiplexer.


- <1> Select the ANLxx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <2> Perform A/D conversion for the ANLxx pin (conversion result 1-1).
- <3> Select the A/D converter's negative reference voltage for A/D conversion using the ADTES register (ADTES1 = 1, ADTES0 = 0)
- <4> Perform A/D conversion of the negative reference voltage of the A/D converter (conversion result 2-1).
- <5> Select the ANLxx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <6> Perform A/D conversion for the ANLxx pin (conversion result 1-2).
- <7> Select the A/D converter's positive reference voltage for A/D conversion using the ADTES register (ADTES1 = 1, ADTES0 = 1)
- <8> Perform A/D conversion of the positive reference voltage of the A/D converter (conversion result 2-2).
- <9> Select the ANLxx pin for A/D conversion using the ADTES register (ADTES1 = 0, ADTES0 = 0).
- <10> Perform A/D conversion for the ANLxx pin (conversion result 1-3).
- <11> Check that the conversion results 1-1, 1-2, and 1-3 are equal.
- <12> Check that the A/D conversion result 2-1 is all zero and the A/D conversion result 2-2 is all one.

Using the procedure above can confirm that the analog multiplexer is selected and all wiring is connected.

Remark 1. If the analog input voltage is variable during A/D conversion in steps <1> to <10> above, use another method to check the analog multiplexer.

Remark 2. The results of conversion might include an error. Consider an appropriate level of error in comparison of the results of conversion.

Figure 27 - 19 Configuration of Testing of the A/D converter



27.3.10.1 A/D test register (ADTES)

This register is used to select the A/D converter's positive reference voltage, A/D converter's negative reference voltage, analog input channels (ANLxx), temperature sensor output voltage, or internal reference voltage as the target of A/D conversion.

When testing the A/D converter, specify the following settings:

- Select the negative reference voltage as the target of A/D conversion for zero-scale measurement.
- Select the positive reference voltage as the target of A/D conversion for full-scale measurement.

The ADTES register can be set by an 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 27 - 20 Format of A/D Test Register (ADTES)

Address: F0013H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ADTES	0	0	0	0	0	0	ADTES1	ADTES0

ADTES1	ADTES0	A/D conversion target
0	0	ANLxx/temperature sensor output voltage/internal reference voltage (This is specified using the analog input channel specification register (ADS).)
1	0	Negative reference voltage (selected with the ADREFM bit in the ADM2 register)
1	1	Positive reference voltage (selected with the ADREFP1 or ADREFP0 bit in the ADM2 register)
Other than the above		Setting prohibited

Caution Be sure to clear bits 7 to 2 to 0.

27.3.10.2 Analog input channel specification register (ADS)

This register specifies the input channel of the analog voltage to be A/D converted.

Set the A/D test register (ADTES) to 00H when measuring ANIxx, temperature sensor output voltage, or internal reference voltage.

The ADS register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 27 - 21 Format of Analog Input Channel Specification Register (ADS)

Address: FFF31H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
ADS	ADISS	0	0	ADS4	ADS3	ADS2	ADS1	ADS0

<Select mode (ADMD = 0)>

ADISS	ADS4	ADS3	ADS2	ADS1	ADS0	Analog input channel	Input source
0	0	0	0	0	0	ANI0	P20/ANI0/AVREFP pin
0	0	0	0	0	1	ANI1	P21/ANI1/AVREFM pin
0	0	0	0	1	0	ANI2	P22/ANI2 pin
0	0	0	0	1	1	ANI3	P23/ANI3 pin
0	0	0	1	0	0	ANI4	P24/ANI4 pin
0	0	0	1	0	1	ANI5	P25/ANI5 pin
0	0	0	1	1	0	ANI6	P26/ANI6 pin
0	0	0	1	1	1	ANI7	P27/ANI7 pin
0	0	1	0	0	0	ANI8	P150/ANI8 pin
0	0	1	0	0	1	ANI9	P151/ANI9 pin
0	0	1	0	1	0	ANI10	P152/ANI10 pin
0	0	1	0	1	1	ANI11	P153/ANI11 pin
0	0	1	1	0	0	ANI12	P154/ANI12 pin
0	0	1	1	0	1	ANI13	P155/ANI13 pin
0	0	1	1	1	0	ANI14	P156/ANI14 pin
0	0	1	1	1	1	Setting prohibited	
0	1	0	0	0	0	ANI16	P03/ANI16 pin ^{Note 1}
0	1	0	0	0	1	ANI17	P02/ANI17 pin ^{Note 2}
0	1	0	0	1	0	ANI18	P147/ANI18 pin
0	1	0	0	1	1	ANI19	P120/ANI19 pin
0	1	0	1	0	0	ANI20	P100/ANI20 pin
0	1	0	1	0	1	ANI21	P37/ANI21 pin
0	1	0	1	1	0	ANI22	P36/ANI22 pin
0	1	0	1	1	1	ANI23	P35/ANI23 pin
0	1	1	0	0	0	ANI24	P117/ANI24 pin
0	1	1	0	0	1	ANI25	P116/ANI25 pin
0	1	1	0	1	0	ANI26	P115/ANI26 pin
0	1	1	0	1	1	Setting prohibited	
1	0	0	0	0	0	—	Temperature sensor output voltage
1	0	0	0	0	1	—	Internal reference voltage
Other than the above						Setting prohibited	

(Notes and Cautions are listed on the next page.)

Note 1. The P01/ANI16 pin is specified in the 30-pin and 32-pin products.

Note 2. The P00/ANI17 pin is specified in the 30-pin and 32-pin products.

Caution 1. Be sure to clear bits 6 and 5 to 0.

Caution 2. Select input mode for the ports which are set to analog input with the PMCA registers, using the port mode registers 0 to 3, 10 to 12, 14, and 15 (PM0 to PM3, PM10 to PM12, PM14, and PM15).

Caution 3. Do not use the ADS register to set the pins which should be set as digital I/O with the port mode control A registers 0 to 3, 10 to 12, 14, and 15 (PMCA0 to PMCA3, PMCA10 to PMCA12, PMCA14, and PMCA15).

Caution 4. Only rewrite the value of the ADISS bit while the conversion operation is stopped (ADCS = 0, ADCE = 0).

Caution 5. If using AVREFP as the positive reference voltage source of the A/D converter, do not select ANI0 as an A/D conversion channel.

Caution 6. If using AVREFM as the negative reference voltage source of the A/D converter, do not select ANI1 as an A/D conversion channel.

Caution 7. When ADISS is 1, the internal reference voltage cannot be used for the positive reference voltage. In addition, the first conversion result obtained after setting ADISS to 1 is not available. For a detailed setting flow, see 12.7.5 Example of using the ADC when selecting the temperature sensor output voltage or internal reference voltage, and software trigger no-wait mode and one-shot conversion mode.

Caution 8. If a transition is made to STOP mode or a transition is made to HALT mode during CPU operation with subsystem clock, do not set ADISS to 1. When ADISS is 1, the A/D converter reference voltage current (IADREF) shown in 37.3.2 Supply current characteristics is added.

27.3.11 Detection of the digital output signal level of the I/O pins

The IEC60730 standard mandates checking that the I/O function is operating correctly.

The RL78/G23 provides functionality to read the output level of an I/O pin when the pin is in the output mode.

27.3.11.1 Port mode select register (PMS)

This register is used to select whether to read the output latch value of a port or read the output level of a pin when the pin is in the output mode (PMmn bit of port mode register (PMm) is 0).

The PMS register can be set by a 1-bit or 8-bit memory manipulation instruction. The value of this register is 00H following a reset.

Figure 27 - 22 Format of Port Mode Select Register (PMS)

Address: F007BH
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
PMS	0	0	0	0	0	0	0	PMS0
PMS0	Selection of data to be read when pin is in output mode							
0	Reads the value of the Pmn register.							
1	Reads the digital output level of the pin.							

Caution 1. Do not rewrite a port register (Pxx) with a 1-bit memory manipulation instruction when the setting of the PMS0 bit in the PMS register is 1. Use an 8-bit memory manipulation instruction to rewrite a port register (Pxx).

Caution 2. The setting of this register has no effect on the input port pins (P123, P124, and P137) and output port pin (P130).

Remark m = 0 to 12, 14, 15
n = 0 to 7

Caution 3. The setting of this register has no effect when the settings of the PMCAmn and PMCTmn bits are both 1. To read the digital output level of a pin with the PMCAmn bit and PMCTmn bit both set to 1, first clear the PMCAmn and PMCTmn bits to 0 and then set the PMS0 bit to 1.

Remark m = 0 to 3, 5 to 7, 10 to 12, 14, 15
n = 0 to 7

Caution 4. The setting of this register has no effect when the setting of the PDIDISmn bit is 1. To read the digital output level of a pin with the PDIDISmn bit set to 1, first clear the PDIDISmn bit to 0 and then set the PMS0 bit to 1.

Remark m = 0, 1, 3 to 5, 7 to 9, 12 to 14
n = 0 to 7

27.3.12 UART loopback

The IEC60730 standard recommends to diagnose abnormalities of external interfaces (communications).

The UART loopback is used to confirm the normal output of the UART transmit data by shutting off the Rx/D pin from the outside and connecting it within the MCU to loop back the output from the transmission shift register to the reception shift register.

When the UART loopback is selected, the transmit data from the Tx/D pin is controlled by the port functions so that it does not affect its communication partner.

- Communication with negative logic
The port that also uses the Tx/D pin is set to the input mode (PMxx = 1) and an on-chip pull-up resistor is connected (PUxx = 1) to retain the setting of 1.
- Communication with positive logic
0 (PMxx = 0, Pxx = 0) is output from the port that also uses the Tx/D pin.

27.3.12.1 UART loopback select register (ULBS)

The ULBS register is used to enable the UART loopback. This register has respective bits for independently controlling each UART channel. Setting the bit corresponding to each channel to 1 will select the UART loopback and loop back the output of the transmission shift register to the reception shift register.

The ULBS register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 27 - 23 Format of UART Loopback Select Register (ULBS)

Address: F0079H
After reset: 00H
R/W: R/W

Symbol	7	6	<5>	<4>	<3>	<2>	<1>	<0>
ULBS	0	0	ULBS5	ULBS4	ULBS3	ULBS2	ULBS1	ULBS0

ULBS5	UART loopback selection
0	Inputs the state of the RxDA1 pin of serial interface UARTA1 to the reception shift register.
1	Loops back the output of the transmission shift register to the reception shift register.

ULBS4	UART loopback selection Note 2
0	Inputs the state of the RxDA0 pin of serial interface UARTA0 to the reception shift register.
1	Loops back the output of the transmission shift register to the reception shift register.

ULBS3	UART loopback selection Note 1
0	Inputs the state of the RxD3 pin of serial array unit UART3 to the reception shift register.
1	Loops back the output of the transmission shift register to the reception shift register.

ULBS2	UART loopback selection Note 1
0	Inputs the state of the RxD2 pin of serial array unit UART2 to the reception shift register.
1	Loops back the output of the transmission shift register to the reception shift register.

ULBS1	UART loopback selection Note 1
0	Inputs the state of the RxD1 pin of serial array unit UART1 to the reception shift register.
1	Loops back the output of the transmission shift register to the reception shift register.

ULBS0	UART loopback selection Note 1
0	Inputs the state of the RxD0 pin of serial array unit UART0 to the reception shift register.
1	Loops back the output of the transmission shift register to the reception shift register.

Note 1. For UART0, set the PFOE10 bit of the port function output enable register 1 (PFOE1) to 1 when using the loopback.

Note 2. For UART0, set the PFOE14 bit of the port function output enable register 1 (PFOE1) to 1 when using the loopback.

Caution Be sure to clear bits 7 and 6 to 0.

Remark The RxDA0 pin is only available in the 36-pin to 128-pin products.
The RxDA1 is only available in the to 128-pin products.

CHAPTER 28 SECURITY FUNCTIONS

28.1 True Random Number Generator

28.1.1 Function of the true random number generator

The true random number generator generates 32-bit random number seeds (which are true random numbers).

28.1.2 Registers to control the true random number generator

The following registers are used to control the true random number generator.

- Random number seed command register 0 (TRNGSCR0)
- Random number seed data register (TRNGSDR)

28.1.2.1 Random number seed command register 0 (TRNGSCR0)

The TRNGSCR0 register controls operation of the true random number generator. Setting the TRNGST bit to 1 after having set the TRNGEN bit to 1 starts the generation of a random number seed. When the true random number generator finishes generating the random number seed, the TRNGRDY bit is set to 1.

Since the TRNGST bit serves as the trigger for starting the generation of a random number seed, it is cleared to 0 immediately after 1 having been written to it.

The TRNGSCR0 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Reset signal generation clears this register to 00H.

Figure 28 - 1 Format of Random Number Seed Command Register 0 (TRNGSCR0)

Address: F0542H

After reset: 00H

R/W: R/W

Symbol	<7>	6	5	4	<3>	<2>	1	0
TRNGSCR0	TRNGRDY	0	0	0	TRNGEN	TRNGST	0	0
	TRNGRDY	Random number seed generation status flag						
	0	A random number seed has not been generated or four rounds of reading from the TRNGSDR register have been completed.						
	1	A random number seed has been generated.						
	TRNGEN	Control over operation of the true random number generator						
	0	Stops the true random number generator.						
	1	Enables the true random number generator.						
	TRNGST	Trigger to start generating a random number seed						
	0	The trigger is inactive.						
	1	Starts generation of a random number seed.						

28.1.2.2 Random number seed data register (TRNGSDR)

The TRNGSDR register is an 8-bit register that holds the bytes of random number seeds generated by the true random number generator. The random number seed can be read from this register after the TRNGRDY bit is set to 1. As a random number seed consists of 32 bits, four rounds of access to the register are required for each seed. Bit 7 (TRNGRDY) of the TRNGSCR0 register is cleared to 0 following the four rounds of access.

The TRNGSDR register can be read by an 8-bit memory manipulation instruction.


Reset signal generation clears this register to 00H.

Figure 28 - 2 Format of Random Number Seed Data Register (TRNGSDR)

Address: F0540H

After reset: 00H

R/W: R




Caution When the value of the TRNGRDY bit is 0, the value in the TRNGSDR register is 00H.

28.1.3 Operations of the true random number generator

Figure 28 - 3 shows the procedure for using the true random number generator to generate a random number seed.

Figure 28 - 3 Procedure for Using the True Random Number Generator to Generate a Random Number Seed



28.2 Flash Read Protection

28.2.1 Function of flash read protection

The flash read protection function can be used to protect a specified range of the code flash memory area against read access by the CPU, DTC, or SMS. Note that fetching of instructions in the specified range by the CPU is still possible.

28.2.2 Setting of flash read protection

The settings for flash read protection are made through serial programming by using a flash memory programmer or through self-programming in the extra area.

After the settings have been made, read access to addresses in the range of blocks in the code flash memory area between the start and end of the flash read protection becomes impossible.

In addition, enabling fixing of the flash read protection settings makes changes to the blocks where flash read protection starts and ends impossible. However, fixing of the flash read protection settings can be released by using a flash memory programmer. **Table 28 - 1** describes the settings for flash read protection and their functions. **Table 28 - 2** describes the method of setting flash read protection.

Table 28 - 1 Settings for Flash Read Protection and their Functions

Item to Be Set	Function
Block where flash read protection starts	Specifies the number of the block where the read-access disabled area starts. The specifiable values are in the range from the block numbered 001H to the number of the block at the highest-order address in the code flash memory. The block for which the number is set as the block where protection starts is part of the read-access disabled area. Setting 000H as the block where protection starts is prohibited. The initial setting is outside the specifiable range.
Block where flash read protection ends	Specifies the number of the block where the read-access disabled area ends. The specifiable values are in the range from the number of the block where the protection starts to the number of the block at the highest-order address in the code flash memory. The block for which the number is set as the block where protection ends is part of the read-access disabled area. The initial setting is outside the specifiable range.
Fixing the flash read protection settings	Fixes the settings of the blocks where flash read protection starts and ends. When the "enabled" setting is made, changes to the blocks where protection starts and ends are not possible.

For details on the relationship between the addresses and block numbers, refer to **Table 3 - 1 Correspondence between Addresses and Block Numbers in Flash Memory**.

Table 28 - 2 Method of Setting Flash Read Protection

Item to Be Set	Method of Setting	Method of Changing
Block where flash read protection starts	Using a flash memory programmer or self-programming.	Using a flash memory programmer or self-programming. Note that the block where protection starts is not adjustable while fixing of the flash read protection settings is enabled.
Block where flash read protection ends	Using a flash memory programmer or self-programming.	Using a flash memory programmer or self-programming. Note that the block where protection ends is not adjustable while fixing of the flash read protection settings is enabled.
Fixing the flash read protection settings	Using a flash memory programmer or self-programming.	Fixing of the flash read protection settings can be released by using a flash memory programmer. Note If you do so, the values for the start and end blocks are initialized.

Note Release from the fixed setting is only possible when erasure of blocks is not prohibited, rewriting of boot cluster 0 is not prohibited, and the code and data flash memory areas are blank.

Caution 1. The settings for flash read protection in the extra area are not readable. To confirm that the settings for flash read protection are in place, read from the read-access disabled area and confirm that FFH is returned.

Caution 2. To specify the read-access disabled area for flash read protection, be sure to specify the numbers of both the block where protection starts and the block where it ends.

Caution 3. Reading from the read-access disabled area by using an on-chip debugger is also impossible. This means that program code allocated to the read access-disabled area cannot be debugged by using the on-chip debugger. Therefore, only make the settings for flash read protection after having debugged the program code in the protected areas.

Caution 4. When a part of boot cluster 0 or boot cluster 1 is to be set as a part of the read-access disabled area, boot swapping may cause data in the read-access disabled area to be swapped with data in the read access-enabled area. To prevent this, when setting a part of boot cluster 0 or boot cluster 1 as part of the read-access disabled area, make the setting for prohibiting the rewriting of boot cluster 0 so as to prohibit boot swapping itself.


28.2.3 Operation

Reading by the CPU, DTC, or SMS from the area to which read access has been disabled with the use of flash read protection always returns FFH.

Fetching of instructions in the read-access disabled area by the CPU is still possible. Note that even if program code is to be executed from the read-access disabled area, it is unable to read data that have been placed in the read-access disabled area. Place data for use with code to be executed from the read-access disabled area in areas that are not protected.

Figure 28 - 4 shows examples of setting read-access disabled areas for the application of flash read protection

Figure 28 - 4 Examples of Setting Read-Access Disabled Areas for the Application of Flash Read Protection



28.3 Unique ID

28.3.1 Function of a unique ID

A unique ID is a unique value that is allocated to an individual product and stored in the extra area.

A unique ID is entered for each product at the time of manufacturing the MCUs. Changing the entered ID is not possible.

The data length is 16 bytes (128 bits).

Caution **The value of a unique ID is not a random number.**

28.3.2 ASCII codes representing the product name

Product names are also stored as strings of ASCII codes in the extra area.

Since the product names include indicators of the number of pins and capacity of the flash memory for the given product, conditional branch processing on the basis of the product name is possible.

Table 28 - 3 shows the places of the unique ID, basic product name, and indicators of the number of pins and capacity of the flash memory in the memory map.

Table 28 - 3 Memory Map of the Unique ID and Product Name

Address	Item Name	Value to Be Entered
EFFC0H to EFFCFH	Unique ID	The unique value allocated to an individual product
EFFD5H	ASCII codes representing the product name	52H: "R"
EFFD6H		37H: "7"
EFFD7H		46H: "F"
EFFD8H		31H: "1"
EFFD9H		30H: "0"
EFFDAH		30H: "0"
EFFDBH		47H: "G"
EFFDCH		41H: "A" (30 pins) 42H: "B" (32 pins) 43H: "C" (36 pins) 45H: "E" (40 pins) 46H: "F" (44 pins) 47H: "G" (48 pins) 4AH: "J" (52 pins) 4CH: "L" (64 pins) 4DH: "M" (80 pins) 50H: "P" (100 pins) 53H: "S" (128 pins)
EFFDDH		46H: "F" (96-Kbyte flash memory) 47H: "G" (128-Kbyte flash memory) 48H: "H" (192-Kbyte flash memory) 4AH: "J" (256-Kbyte flash memory) 4BH: "K" (384-Kbyte flash memory) 4CH: "L" (512-Kbyte flash memory) 4EH: "N" (768-Kbyte flash memory)

CHAPTER 29 SNOOZE MODE SEQUENCER (SMS)

The SNOOZE mode sequencer sequentially handles 32 processes that have been set in advance. This function can be started by a signal from another peripheral function as the trigger even in the standby state. This means the sequencer can run through the processes independently of the CPU. Doing so with the CPU placed in the standby state reduces power consumption.

29.1 Functions of the SNOOZE Mode Sequencer


The SNOOZE mode sequencer can handle processing independently of the CPU and has the following functions.

- Sequentially handling a total of 32 processes with the use of desired commands from among 21 different ones
- Able to operate even if the CPU is in the standby state
- Waking the CPU up from the standby state
- Directly starting the data transfer controller (DTC) up
- Access to the RAM and special function register (SFR) area for the peripheral functions
- 16-bit addition and subtraction
- Branch processing
- Automatically switching the source clock for use in waiting to the low-speed on-chip oscillator clock to ensure long enough wait times

29.2 Configuration of the SNOOZE Mode Sequencer

Figure 29 - 1 is a block diagram of the SNOOZE mode sequencer.

Figure 29 - 1 Block Diagram of the SNOOZE Mode Sequencer



29.3 Registers to Control the SNOOZE Mode Sequencer

The following registers are used to control the SNOOZE mode sequencer.

- Peripheral enable register 1 (PER1)
- Peripheral reset control register 1 (PRR1)
- Sequencer instruction registers p (SMSIp) (p = 0 to 31)
- Sequencer general-purpose registers n (MSGn) (n = 0 to 15)
- Sequencer control register (SMSC)
- Sequencer status register (SMSS)

29.3.1 Peripheral enable register 1 (PER1)

This register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

If the SNOOZE mode sequencer is to be used, be sure to set bit 6 (SMSEN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

For a precautionary note on the dependence on the number of pins of RL78/G23 products of the presence or absence of the PER bit, see **CHAPTER 6 CLOCK GENERATOR**.

Figure 29 - 2 Format of Peripheral Enable Register 1 (PER1)

Address: F00FAH
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER1	DACEN	SMSEN	CMPEN	TML32EN	DTCEN	UTAEN	REMCEN	CTSUEN
	Control of supply of an input clock to the SNOOZE mode sequencer							
	0	Stops supply of an input clock. • The SFRs used by the SNOOZE mode sequencer cannot be written. • When an SFR used by the SNOOZE mode sequencer is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the SNOOZE mode sequencer can be read and written.						

Caution Do not change the value of the SMSEN bit of the PER1 register from 1 to 0 while the SNOOZE mode sequencer is operating.

29.3.2 Peripheral reset control register 1 (PRR1)

The PRR1 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

To place the SNOOZE mode sequencer in the reset state, be sure to set bit 6 (SMSRES) of this register to 1.

The PRR1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 29 - 3 Format of Peripheral Reset Control Register 1 (PRR1)

Address: F00FBH

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	3	2	<1>	<0>
PRR1	DACRES	SMSRES	CMPRES	TML32RES	0	0	REMCRES	CTSURES
	Control resetting of the SNOOZE mode sequencer							
	0	The SNOOZE mode sequencer is released from the reset state.						
	1	The SNOOZE mode sequencer is in the reset state. • The SFRs for use with the SNOOZE mode sequencer are initialized.						

Note The functions that are mounted depend on the product. For details on the PRR1 register, see the description in **CHAPTER 24 RESET FUNCTION**.

29.3.3 Sequencer instruction registers p (SMSIp) (p = 0 to 31)

Each SMSIp register is a 16-bit register for holding a command to be handled by the SNOOZE mode sequencer. The commands are stored in the total of 32 registers from SMSI0 to SMSI31. The sequencer sequentially handles the commands in order from the SMSI0 register. The contents of each register are referred to as a sequencer code, which consists of an indicator of the processing, a first operand, a second operand, and an additional byte or nybble, the use of which depends on the sequencer code. For details on how the sequencer handles each form of processing, see **29.5 Commands for Use in Processing by the Sequencer**. In addition, after executing processing specified by an SMSIp register, the sequencer executes the processing specified either by the next SMSIp register or by the SMSIp register at a branch destination. The SMSIp register currently in use can be confirmed by reading the SMSCV0 to SMSCV4 bits of the sequencer status register (SMSS).

Table 29 - 1 shows the correspondences between the memory addresses of the SMSIp registers and values of the SMSCV0 to SMSCV4 bits. **Table 29 - 2** lists the types of processing specified by the SMSIp registers.

The SMSIp registers can be set by a 16-bit memory manipulation instruction.

The value of each SMSIp register is 0000H following a reset.

Figure 29 - 4 Format of Sequencer Instruction Registers p (SMSIp)

Address: F0380H, F0381H (SMSI0) to F03BEH, F03BFH (SMSI31)

After reset: 0000H

R/W: R/W




Table 29 - 1 Correspondences between the Memory Addresses of the SMSIp Registers and Values of the SMSCV0 to SMSCV4 Bits

SMSIp	Address	SMSCV[4:0]
SMSI15	F039EH, F039FH	01111B
SMSI14	F039CH, F039DH	01110B
SMSI13	F039AH, F039BH	01101B
SMSI12	F0398H, F0399H	01100B
SMSI11	F0396H, F0397H	01011B
SMSI10	F0394H, F0395H	01010B
SMSI9	F0392H, F0393H	01001B
SMSI8	F0390H, F0391H	01000B
SMSI7	F038EH, F038FH	00111B
SMSI6	F038CH, F038DH	00110B
SMSI5	F038AH, F038BH	00101B
SMSI4	F0388H, F0389H	00100B
SMSI3	F0386H, F0387H	00011B
SMSI2	F0384H, F0385H	00010B
SMSI1	F0382H, F0383H	00001B
SMSI0	F0380H, F0381H	00000B

SMSIp	Address	SMSCV[4:0]
SMSI31	F03BEH, F03BFH	11111B
SMSI30	F03BCH, F03BDH	11110B
SMSI29	F03BAH, F03BBH	11101B
SMSI28	F03B8H, F03B9H	11100B
SMSI27	F03B6H, F03B7H	11011B
SMSI26	F03B4H, F03B5H	11010B
SMSI25	F03B2H, F03B3H	11001B
SMSI24	F03B0H, F03B1H	11000B
SMSI23	F03AEH, F03AFH	10111B
SMSI22	F03ACH, F03ADH	10110B
SMSI21	F03AAH, F03ABH	10101B
SMSI20	F03A8H, F03A9H	10100B
SMSI19	F03A6H, F03A7H	10011B
SMSI18	F03A4H, F03A5H	10010B
SMSI17	F03A2H, F03A3H	10001B
SMSI16	F03A0H, F03A1H	10000B

Caution 1. Only set the SMSIp registers while the operation of the sequencer is stopped.

Caution 2. No register follows the SMSI31 register once the processing it defines has finished. Therefore, set the SMSI31 register for processing for termination command or interrupt plus termination command to stop processing by the sequencer, or for branch processing so that the processing at the branch destination register is run.

Table 29 - 2 Types of Processing Specified by the SMSIp Registers

Name of Processing	Operation ^{Note 4}	Sequencer Code	First Operand (4 Bits)	Second Operand (4 Bits)	Additional Byte (4 Bits)
8-bit data transfer 1	[MSGn + Byte] ← MSGm	0000	nth of MSGn ^{Note 1}	mth of MSGm ^{Note 1}	Byte ^{Note 2}
8-bit data transfer 2	MSGm ← [MSGn + Byte]	0001	nth of MSGn ^{Note 1}	mth of MSGm ^{Note 1}	Byte ^{Note 2}
16-bit data transfer 1	[MSGn + Byte] ← MSGm	0010	nth of MSGn ^{Note 1}	mth of MSGm ^{Note 1}	Byte ^{Note 2}
16-bit data transfer 2	MSGm ← [MSGn + Byte]	0011	nth of MSGn ^{Note 1}	mth of MSGm ^{Note 1}	Byte ^{Note 2}
1-bit data setting	[MSGn + Byte].bit ← 1	0100	nth of MSGn ^{Note 1}	bit ^{Note 2}	Byte ^{Note 2}
1-bit data clearing	[MSGn + Byte].bit ← 0	0101	nth of MSGn ^{Note 1}	bit ^{Note 2}	Byte ^{Note 2}
1-bit data transfer	SCY ← [MSGn + Byte].bit	0110	nth of MSGn ^{Note 1}	bit ^{Note 2}	Byte ^{Note 2}
Word addition	MSGn, SCY ← MSGn + MSGm	0111	nth of MSGn ^{Note 1}	mth of MSGm ^{Note 1}	0000
Word subtraction	MSGn, SCY ← MSGn - MSGm	0111	nth of MSGn ^{Note 1}	mth of MSGm ^{Note 1}	0001
Word comparison	MSGn - MSGm	0111	nth of MSGn ^{Note 1}	mth of MSGm ^{Note 1}	0010
Logical shift right	SCY ← MSGn.0, MSGm.15 ← 0, MSGm.m-1 ← MSGn.m	0111	nth of MSGn ^{Note 1}	0000	0011
Branch 1 (SCY = 1)	SMSS[4:0] ← SMSS[4:0] + jdisp8 if SCY = 1	1000	\$addr5 ^{Note 3}		0000
Branch 2 (SCY = 0)	SMSS[4:0] ← SMSS[4:0] + jdisp8 if SCY = 0	1000	\$addr5 ^{Note 3}		0001
Branch 3 (SZ = 1)	SMSS[4:0] ← SMSS[4:0] + jdisp8 if SZ = 1	1000	\$addr5 ^{Note 3}		0010
Branch 4 (SZ = 0)	SMSS[4:0] ← SMSS[4:0] + jdisp8 if SZ = 0	1000	\$addr5 ^{Note 3}		0011
Wait	Holding processing pending for a certain period	1001	IM1		IM2
Conditional wait 1 (bit = 1)	SMSS[4:0] ← SMSS[4:0] if [MSGn + Byte].bit = 1	1010	nth of MSGn ^{Note 1}	Bit ^{Note 2}	Byte ^{Note 2}
Conditional wait 2 (bit = 0)	SMSS[4:0] ← SMSS[4:0] if [MSGn + Byte].bit = 0	1011	nth of MSGn ^{Note 1}	Bit ^{Note 2}	Byte ^{Note 2}
Termination	SMSS[4:0] ← 0, Stopping the sequencer	1111	0000	0000	0000
Interrupt plus termination	SMSS[4:0] ← 0, Stopping the sequencer after issuing an interrupt	1111	0000	0000	0001
DTC activation	Output of a DTC activating source signal	1111	0000	0000	0010

Note 1. Specify values in the range from 0 to 15 (from 0000B to 1111B) for n and m.

Note 2. Specify values in the range from 0 to 7 (from 0000B to 0111B) for the bytes.

Note 3. This is an 8-bit displacement value. Specify a relative address in the range from 0 to 31 (0000 0000B to 0001 1111B, 1111 1111B to 1110 0001B).

Note 4. For details on the terms, see **29.5 Commands for Use in Processing by the Sequencer**.

29.3.4 Sequencer general-purpose registers n (MSGn) (n = 0 to 15)

Each MSGn register is a 16-bit general-purpose register for use with the sequencer and is used for the storage of data, judgement values for use in calculations, source and destination addresses for data manipulation, and so on. Note that the MSG0 and MSG15 registers have the fixed values 0000H and FFFFH, respectively.

The sequencer has direct access to the MSGn registers for several types of processing. In such cases, use the suffix n in MSGn as the internal data addresses to specify the desired MSGn registers for the sequencer.

The MSG0 to MSG15 registers can be read by a 16-bit memory manipulation instruction. The MSG1 to MSG14 registers can be set by a 16-bit memory manipulation instruction.

The value of each of the MSG1 to MSG14 registers is 0000H following a reset. The MSG0 and MSG15 registers have the fixed values 0000H and FFFFH, respectively.

Figure 29 - 5 Format of Sequencer General-Purpose Registers n (MSGn)

Address: F03C0H, F03C1H

After reset: 0000H

R/W: R

Symbol	15	14	13	12	11	10	9	8
MSG0	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0

Address: F03C2H, F03C3H (MSG1) to F03DCH, F03DDH (MSG14)

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
MSGn								
	7	6	5	4	3	2	1	0

n = 1 to 14

Address: F03DEH, F03DFH

After reset: FFFFH

R/W: R

Symbol	15	14	13	12	11	10	9	8
MSG15	1	1	1	1	1	1	1	1
	7	6	5	4	3	2	1	0
	1	1	1	1	1	1	1	1

Table 29 - 3 Correspondences between the SMSGn Registers, Memory Addresses, and the Internal Data Addresses for the Sequencer.

SMSGn	Addresses	Internal Data Addresses for the Sequencer
SMSG15	F03DEH, F03DFH	1111B
SMSG14	F03DCH, F03DDH	1110B
SMSG13	F03DAH, F03DBH	1101B
SMSG12	F03D8H, F03D9H	1100B
SMSG11	F03D6H, F03D7H	1011B
SMSG10	F03D4H, F03D5H	1010B
SMSG9	F03D2H, F03D3H	1001B
SMSG8	F03D0H, F03D1H	1000B
SMSG7	F03CEH, F03CFH	0111B
SMSG6	F03CCH, F03CDH	0110B
SMSG5	F03CAH, F03CBH	0101B
SMSG4	F03C8H, F03C9H	0100B
SMSG3	F03C6H, F03C7H	0011B
SMSG2	F03C4H, F03C5H	0010B
SMSG1	F03C2H, F03C3H	0001B
SMSG0	F03C0H, F03C1H	0000B

29.3.5 Sequencer control register (SMSC)

The SMSC register controls operation of the SNOOZE mode sequencer. Specifically, this register is used for control over starting and stopping of operation of the sequencer and holding the activating trigger for the sequencer pending, and for setting the source clock for counting in waiting triggered by the wait commands and the trigger for starting operation of the sequencer.

The SMSC register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 29 - 6 Format of Sequencer Control Register (SMSC) (1/2)

Address: F03E0H

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	3	2	1	0
SMSC	SMSSTART	SMSSTOP	SMSTRGWAIT	LONGWAIT	SMSTRGSEL3	SMSTRGSEL2	SMSTRGSEL1	SMSTRGSEL0

SMSSTAR	Control over operation of the SNOOZE mode sequencer
†Note 1	
0	The sequencer is stopped. Condition for setting to 0: Setting the SMSSTOP bit to 1
1	The sequencer is waiting for the selected activating trigger or operating. Condition for setting to 1: Writing 1 to this bit

SMSSTOP	Control over operation of the SNOOZE mode sequencer
Notes 1, 2	
0	—
1	Trigger for forcibly terminating processing by the sequencer Terminates processing by the sequencer and forcibly places the sequencer in the stopped state. Specifically, the sequencer is stopped on completion of the processing being handled at the time the SMSSTOP bit is set to 1.

SMSTRGW	Control over holding the activating trigger pending
AIT	
Note 3	
0	Disables holding the activating trigger pending
1	Enables holding the activating trigger pending On reception of the selected activating trigger, the trigger is held pending. Clearing the SMSTRGWAIT bit to 0 enables the trigger being held pending, so the sequencer starts operating.

Note 1. Writing 0 to the SMSSTART and SMSSTOP bits has no effect.

Note 2. The SMSSTOP bit is always read as 0.

Note 3. Only set the SMSTRGWAIT bit to 1 while the value of the SMSSTART bit is 0, that is, while the sequencer is stopped.

Figure 29 - 6 Format of Sequencer Control Register (SMSC) (2/2)

Address: F03E0H

After reset: 00H

R/W: R/W

Symbol	<7>	<6>	<5>	<4>	3	2	1	0
SMSC	SMSSTART	SMSSTOP	SMSTRGWAIT	LONGWAIT	SMSTRGSEL3	SMSTRGSEL2	SMSTRGSEL1	SMSTRGSEL0

LONGWAIT	Status flag indicating the source clock for counting for use with the wait command
0	Stops supply of the low-speed on-chip oscillator clock.
1	Enables supply of the low-speed on-chip oscillator clock.

SMSTRGS EL3	SMSTRGS EL2	SMSTRGS EL1	SMSTRGS EL0	Selected Activating Trigger for the SNOOZE Mode Sequencer ^{Note 1}
0	0	0	0	Interval detection interrupt (INTITL) from the 32-bit interval timer
0	0	0	1	Pin input edge detection interrupt (INTP3)
0	0	1	0	UART0 reception transfer end interrupt (INTSR0)
0	0	1	1	CSI00 transfer end interrupt (INTCSI00)
0	1	0	0	A/D conversion end interrupt (INTAD)
0	1	0	1	ELCL output signal
0	1	1	0	UARTA0 reception transfer end interrupt (INTUR0) ^{Note 2}
0	1	1	1	Timer channel 02 count or capture end interrupt (INTTM02)
1	0	0	0	IICA0 communication end interrupt (INTIICA0)
1	0	0	1	Voltage detection interrupt (INTLVI)
1	0	1	0	Key return signal detection interrupt (INTKR) ^{Note 3}

Note 1. Only set the SMSTRGSEL3 to SMSTRGSEL0 bits to 1 while the value of the SMSSTART bit is 0, that is, while the sequencer is stopped.

Note 2. This is only selectable in products with 36 to 128 pins.

Note 3. This is only selectable in products with 40 to 128 pins.

29.3.6 Sequencer status register (SMSS)

The SMSS register indicates the state of the sequencer. This register can be used to confirm whether the sequencer is operating or stopped, the values of the sequencer's zero and carry flags, and the number of the SMSIp register that holds the command currently being executed by the sequencer.

The SMSS register can be read by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 29 - 7 Format of Sequencer Status Register (SMSS)

Address: F03E1H

After reset: 00H

R/W: R

Symbol	<7>	6	5	4	3	2	1	0
SMSS	SMSSTAT	SZ	SCY	SMSCV4	SMSCV3	SMSCV2	SMSCV1	SMSCV0

SMSSTAT	State of operation of the SNOOZE mode sequencer
0	The SNOOZE mode sequencer is stopped.
1	The SNOOZE mode sequencer is operating.

SZ	Zero flag of the SNOOZE mode sequencer
0	The result of the most recent operation by the sequencer was not 0.
1	The result of the most recent operation by the sequencer was 0.

SCY	Carry flag of the SNOOZE mode sequencer
0	The operation most recent operation by the sequencer did not produce carrying or borrowing.
1	The operation most recent operation by the sequencer produced carrying or borrowing.

SMSCV4	SMSCV3	SMSCV2	SMSCV1	SMSCV0	State of processing by the SNOOZE mode sequencer
0 to 31					These bits indicate the number of the SMSIp register from which the sequencer is reading the command to be handled or has read the command that is currently being processed. Example: When the value of the SMSCV[4:0] bits is 3, the processing set up in the SMSI3 register is currently being read or its execution is in progress.


29.4 Operations of the SNOOZE Mode Sequencer

29.4.1 Internal operations of the SNOOZE mode sequencer

Sequencing by the SNOOZE mode sequencer starts in response to the activating trigger specified by the SMSTRGSEL0 to SMSTRGSEL4 bits of the SMSC register. Following activation, the sequencer handles the processing specified by the SMSIp register, and then handles the processing specified by the SMSIp register indicated by the SMSCV0 to SMSCV4 bits of the SMSS register. After execution of the processing for termination command or interrupt plus termination command, the sequencer has finished one round of processing and waits for another activating trigger. Moreover, setting the SMSSTOP bit of the SMSC register to 1 to generate a trigger for forcible termination leads to the sequencer being stopped.

Figure 29 - 8 shows the flow of internal operations of the SNOOZE mode sequencer.


Figure 29 - 8 Flow of Internal Operations of the SNOOZE Mode Sequencer



29.4.2 Memory space allocated to the sequencer

The registers of the SNOOZE mode sequencer are in the second SFR space as shown in **Figure 29 - 9**. The sequencer handles the 16-bit processing codes stored at even addresses in the range from F0380H to F03BFH as being at five-bit addresses from 0 to 31 (00000B to 11111B). The sequencer also has direct access to the 16-bit data for processing stored at even addresses in the range from F03C0H to F03DFH as being at four-bit addresses from 0 to 15 (0000B to 1111B).

Figure 29 - 9 Memory Space Allocated to the SNOOZE Mode Sequencer




Moreover, the sequencer also has indirect access with some limitations^{Note} to the memory space from F0000H to FFFFFH through use of the SMSGn registers.

Note

Access by the SNOOZE mode sequencer to the areas listed below is prohibited.

- General-purpose register area
- Mirror area
- Data flash memory area
- An internal RAM area that has been placed in shutdown mode by the setting of the memory power reduction control register (PSMCR)
- The stated internal RAM areas of the products listed below (if the tracing function of on-chip debugging is in use)
 - R7F100GxG (x = A, B, C, E, F, G, J, L, M, and P): FC300H to FC6FFH
 - R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, and S): FA300H to FA6FFH
 - R7F100GxL, R7F100GxN (x = F, G, J, L, M, P, and S): F4300H to F46FFH
- Area to which the monitor program for debugging is allocated (when on-chip debugging is in use)
 - For details, see **34.4 Allocation of Memory Spaces to User Resources**.
- Sequencer instruction registers 0 to 31 (SMSI0 to SMSI31)
- Sequencer control register (SMSC)
- Sequencer status register (SMSS)
- SMSSEN bit of peripheral enable register 1 (PER1)
- SMSRES bit of peripheral reset control register 1 (PRR1)

Figure 29 - 10 Memory Space to which the Sequencer Has Access



29.4.3 Sequencer flags

The sequencer has flags that are set or reset in response to the results of operations.

(a) Sequencer zero flag (SZ)

The SZ flag is an internal flag of the sequencer. The flag is set to 1 when the result of addition, subtraction, or comparison is 0. Otherwise, the flag is cleared to 0. The flag is only for use in the internal processing by the sequencer.

For details, see **29.5 Commands for Use in Processing by the Sequencer**.

(b) Sequencer carry flag (SCY)

The SCY flag reflects the state of addition or subtraction producing an overflow or underflow, the value of the shifted-out bit in logical shifting processing, or the result of 1-bit data transfer. The flag is only for use in the internal processing by the sequencer.

For details, see **29.5 Commands for Use in Processing by the Sequencer**.


The values of the SZ and SCY flags of the sequencer can be read from the corresponding bits of the SMSS register. See **29.3.6 Sequencer status register (SMSS)**.

29.4.4 Procedures for running the SNOOZE mode sequencer

- (1) Example of the initial settings, activation, and operation of the SNOOZE mode sequencer

Figure 29 - 11 shows an example of a flow of processing from the initial settings until activation and the completion of processing by the SNOOZE mode sequencer.

Figure 29 - 11 Flow of Activating and Running the SNOOZE Mode Sequencer




Note If processing by the sequencer ends following the processing for termination command or setting of the trigger bit for forcible termination (the SMSSTOP bit in the SMSC register), an INTSMSE interrupt will not be generated.

If processing by the sequencer ends for the latter reason (setting of the trigger bit for forcible termination), the SMSC register itself will be initialized. Therefore, to restart processing by the sequencer, make the initial settings of the SMSC register again (the SMSIp and SMSGn registers are not reset).

(2) Example of a flow of stopping the SNOOZE mode sequencer

Figure 29 - 12 shows an example of a flow of stopping the SNOOZE mode sequencer while it is operating.

Figure 29 - 12 Flow of Stopping the SNOOZE Mode Sequencer



29.4.5 States of the SNOOZE mode sequencer

The SNOOZE mode sequencer has four states: the sequencer stopped state, the activating trigger waiting state, the activation pending state, and the sequencer operating state. Transitions between these states proceed according to settings of the registers and input of the activating trigger.

Sequencer stopped state

The sequencer enters the stopped state immediately after it is released from the reset state or its operation is forcibly terminated by setting the SMSSTOP bit of the SMSC register to 1. Setting the SMSSTART bit of the SMSC register to 1 places the sequencer in the activating trigger waiting state.

Activating trigger waiting state

The activating trigger waiting state is that in which the detection of the activating trigger for the sequencer is enabled by setting the SMSSTART bit of the SMSC register to 1 but the trigger has not yet arrived. Detection of the activating trigger specified by the SMSTRGSEL3 to SMSTRGSEL0 bits of the SMSC register in this state starts the sequencer operating by placing it in the operating state. Note that if the setting of the SMSTRGWAIT bit of the SMSC register is also 1, the sequencer will not start operating and enters the activation pending state. In addition, if operation of the sequencer is forcibly terminated by setting the SMSSTOP bit of the SMSC register to 1, the sequencer enters the sequencer stopped state.

Activation pending state

The activation pending state is entered following detection of the activating trigger while the value of the SMSTRGWAIT bit of the SMSC register is 1. Clearing the SMSTRGWAIT bit to 0 in this state starts the sequencer operating by placing the sequencer in the sequencer operating state. If operation of the sequencer is forcibly terminated by setting the SMSSTOP bit of the SMSC register to 1, the sequencer enters the sequencer stopped state.

Sequencer operating state

The sequencer operating state is that in which the sequencer is operating and is handling processing specified by the SMSIp registers.

Executing the termination or interrupt plus termination command places the sequencer in the activating trigger waiting state. If operation of the sequencer is forcibly terminated by setting the SMSSTOP bit of the SMSC register to 1, the sequencer enters the sequencer stopped state.

The SMSSTART and SMSTRGWAIT bits of the SMSC register and the SMSSTAT bit of the SMSS register can be used to confirm the current state of the SNOOZE mode sequencer.

Table 29 - 4 Correspondence between the Bit Settings and States of the SNOOZE Mode Sequencer

SMSTRGWAIT	SMSSTAT	SMSSTART	State of the SNOOZE Mode Sequencer
0	0	0	Sequencer stopped state
0	0	1	Activating trigger waiting state
0	1	1	Sequencer operating state
1	0	0	Sequencer stopped state
1	0	1	Activating trigger waiting state
1	1	1	Setting prohibited (prohibited state) ^{Note}

Note Enabling holding a trigger pending while the sequencer is in the operating state is prohibited.

29.5 Commands for Use in Processing by the Sequencer

The sequencer can handle 21 types of processing. For details, see sections **29.5.1** to **29.5.21**.

Terms used in the descriptions of the commands (**29.5.1** to **29.5.21**) are defined below.


- Equivalent CPU command: Assembler language instruction that leads to the same processing as the given command.
- Equivalent CPU operation: Processing expressed in symbolic form
- \$addr5: 5-bit relative address in 5 of 8 bits (-31 to 0 to 31)
- jdisp8: 8-bit signed displacement value (0000 0000B to 0001 1111B, 1111 1111B to 1110 0001B)
- Number of clock cycles for processing: Number of cycles of the fCLK clock from the time the sequencer starts the processing until the result of the processing is actually reflected
- SMSIp: Sequencer instruction registers (p = 0 to 31)
- SMSGn: Sequencer internal data address (n = 0 to 15) for sequencer general-purpose registers, which is stored as the first operand of most commands
- SMSGm: Sequencer internal data address (m = 0 to 15) for sequencer general-purpose registers, which is stored as the second operand of most commands
- Example of a statement: Example of a binary value to be entered in the SMSIp register
- Sequencer code: Code that is to be entered in bits 15 to 12 of the SMSIp register and indicates the type of processing
- First operand: Code to be entered in bits 11 to 8 of the SMSIp register
- Second operand: Code to be entered in bits 7 to 4 of the SMSIp register
- Additional byte: Code to be entered in bits 3 to 0 of the SMSIp register

29.5.1 8-bit data transfer 1

8-bit data transfer 1 is for transferring 8 bits of data. The value of the SMSGn register specified as the first operand and that of the additional byte are used to specify the address of the destination for transfer in memory. The sequencer transfers the 8 bits of data specified as the second operand in the SMSGm register to the above destination in memory. Set a value in the range from 0 to 7 (from 0000B to 0111B) as the additional byte.

To specify an SFR as the destination for transfer, set the address of the SFR that can be manipulated in 8-bit units in the first operand and additional byte. The bit units with which each SFR can be manipulated are the same as those for the CPU. Note that the sequencer general-purpose registers n (n = 0 to 15) can be specified as destinations for transfer. Executing 8-bit data transfer 1 results in a value being stored in the 8 lower-order bits of the specified sequencer general-purpose register n (n = 0 to 15).

Sequencer code: 0000B
 Number of clock cycles for processing: 3 cycles of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: MOV [SMSGn + Byte], SMSGm
 Equivalent CPU operation: [SMSGn + Byte] ← SMSGm



Example of a statement: 0000 0001 0111 0010 B

The equivalent CPU command in this case is MOV [SMSG1+2H], SMSG7.

In the case where SMSG1 = FE00H and SMSG7 = xx12H, the value 12H stored in the SMSG7 register will be stored at the address FFE02H.

29.5.2 8-bit data transfer 2

8-bit data transfer 2 is for transferring 8 bits of data. The value of the SMSGn register specified as the first operand and that of the additional byte are used to specify the address of the source for transfer in memory. The sequencer stores the 8 bits of data at the source address for transfer in the SMSGm register specified as the second operand.

Set a value in the range from 0 to 7 (from 0000B to 0111B) as the additional byte.

To specify an SFR as the source for transfer, set the address of the SFR that can be manipulated in 8-bit units in the second operand and additional byte. The bit units with which each SFR can be manipulated are the same as those for the CPU. Note that the sequencer general-purpose registers n (n = 0 to 15) can be specified as sources for transfer.

Executing 8-bit data transfer 2 results in reading of the value of the 8 lower-order bits of the specified sequencer general-purpose register n (n = 0 to 15).

Sequencer code: 0001B
 Number of clock cycles for processing: 3 cycles of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: MOV SMSGm, [SMSGn + Byte]
 Equivalent CPU operation: SMSGm ← [SMSGn + Byte]

Symbol	15	14	13	12	11	10	9	8
SMSIp	0	0	0	1	First operand (SMSGn)			
	7	6	5	4	3	2	1	0
	Second operand (SMSGm)				Additional byte (byte)			

Example of a statement: 0001 0001 0111 0010 B

The equivalent CPU command in this case is MOV SMSG7, [SMSG1+2H].

In the case where SMSG1 = FE00H and FFE02H = xx12H, the value 12H stored at the address FFE02H will be stored in the SMSG7 register.

29.5.3 16-bit data transfer 1

16-bit data transfer 1 is for transferring 16 bits of data. The value of the SMSGn register specified as the first operand and that of the additional byte are used to specify the address of the destination for transfer in memory. The sequencer transfers the 16 bits of data specified as the second operand in the SMSGm register to the above destination in memory. Specify an even address as the destination for transfer in memory. If an odd address is specified, the LSB of the address is automatically changed to 0 before the data are transferred.

Set a value in the range from 0 to 7 (from 0000B to 0111B) as the additional byte.

To specify an SFR as the destination for transfer, set the address of the SFR that can be manipulated in 16-bit units in the first operand and additional byte. The bit units with which each SFR can be manipulated are the same as those for the CPU.

Sequencer code: 0010B
 Number of clock cycles for processing: 3 cycles of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: MOVW [SMSGn + Byte], SMSGm
 Equivalent CPU operation: [SMSGn + Byte] ← SMSGm

Symbol	15	14	13	12	11	10	9	8
SMSIp	0	0	1	0	First operand (SMSGn)			
	7	6	5	4	3	2	1	0
	Second operand (SMSGm)				Additional byte (byte)			

Example of a statement: 0010 0001 0111 0010 B

The equivalent CPU command in this case is MOVW [SMSG1+2H], SMSG7.

In the case where SMSG1 = FE00H and SMSG7 = 1234H, the value 1234H stored in the SMSG7 register will be stored at the addresses FFE02H and FFE03H.


29.5.4 16-bit data transfer 2

16-bit data transfer 2 is for transferring 16 bits of data. The value of the SMSGn register specified as the first operand and that of the additional byte are used to specify the address of the source for transfer in memory. The sequencer stores the 16 bits of data at the source address for transfer in the SMSGm register specified as the second operand. Specify an even address as the source for transfer in memory. If an odd address is specified, the LSB of the address is automatically changed to 0 before the data are transferred.

Set a value in the range from 0 to 7 (from 0000B to 0111B) as the additional byte.

To specify an SFR as the source for transfer, set the address of the SFR that can be manipulated in 16-bit units in the second operand and additional byte. The bit units with which each SFR can be manipulated are the same as those for the CPU.

Sequencer code: 0011B
 Number of clock cycles for processing: 3 cycles of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: MOV SMSGm, [SMSGn + Byte]
 Equivalent CPU operation: SMSGm ← [SMSGn + Byte]



Example of a statement: 0011 0001 0111 0010 B

The equivalent CPU command in this case is MOVW SMSG7, [SMSG1+2H].

In the case where SMSG1 = FE00H, and FFE02H and FFE03H = 1234H, the value 1234H stored at the addresses FFE02H and FFE03H will be stored in the SMSG7 register.


29.5.5 1-bit data setting

1-bit data setting is for setting a specified bit among eight bits of data at a specified address to 1. The value of the SMSGn register specified as the first operand and that of the additional byte are used to specify the address in memory. The second operand is used to specify the number of the bit to be set to 1.

Set values in the range from 0 to 7 (from 0000B to 0111B) in the second operand and additional byte.

When an SFR is to be specified, set the address of the SFR that can be manipulated in 1-bit units and the bit number as the first operand, second operand, and additional byte. The bit units with which each SFR can be manipulated are the same as those for the CPU.

Sequencer code: 0100B
 Number of clock cycles for processing: 4 cycles of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: SET1 [SMSGn + Byte].bit
 Equivalent CPU operation: [SMSGn + Byte].bit ← 1



Example of a statement: 0100 0001 0011 0010 B

The equivalent CPU command in this case is SET1 [SMSG1+2H].3.

In the case where SMSG1 = FE00H and FFE02H = 0000 0000B, bit 3 at the address FFE02H will be set to 1, making the value at the address FFE02H 0000 1000B.


29.5.6 1-bit data clearing

1-bit data clearing is for clearing a specified bit among eight bits of data at a specified address to 0. The value of the SMSGn register specified as the first operand and that of the additional byte are used to specify the address in memory. The second operand is used to specify the number of the bit to be cleared to 0.

Set values in the range from 0 to 7 (from 0000B to 0111B) in the second operand and additional byte.

When an SFR is to be specified, set the address of the SFR that can be manipulated in 1-bit units and the bit number as the first operand, second operand, and additional byte. The bit units with which each SFR can be manipulated are the same as those for the CPU.

Sequencer code: 0101B
 Number of clock cycles for processing: 4 cycles of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: CLR1 [SMSGn + Byte].bit
 Equivalent CPU operation: [SMSGn + Byte].bit ← 0



Example of a statement: 0101 0001 0011 0010 B

The equivalent CPU command in this case is CLR1 [SMSG1+2H].3.

In the case where SMSG1 = FE00H and FFE02H = 0000 1000B, bit 3 at the address FFE02H will be cleared to 0, making the value at the address FFE02H 0000 0000B.


29.5.7 1-bit data transfer

1-bit data transfer is for transferring the value of a specified bit among eight bits of data at a specified address to the SCY flag. The value of the SMSGn register specified as the first operand and that of the additional byte are used to specify the address of the source for transfer in memory. The second operand is used to specify the bit whose value is to be transferred.

Set values in the range from 0 to 7 (from 0000B to 0111B) in the second operand and additional byte.

When an SFR is to be specified, set the address of the SFR that can be manipulated in 1-bit units and the bit number as the first operand, second operand, and additional byte. The bit units with which each SFR can be manipulated are the same as those for the CPU.

Sequencer code: 0110B
 Number of clock cycles for processing: 3 cycles of fCLK
 Flags: The state of the SZ flag is retained. The SCY flag reflects the result of the transfer.
 Equivalent CPU command: MOV1 SCY, [SMSGn + Byte].bit
 Equivalent CPU operation: $SCY \leftarrow [SMSGn + Byte].bit$



Example of a statement: 0110 0001 0011 0010 B

The equivalent CPU command in this case is MOV1 SCY, [SMSG1+2H].3.

In the case where SMSG1 = FE00H and FFE02H = 0000 1000B, the value of bit 3 at the address FFE02H will be transferred to the SCY flag, so the SCY flag will be set to 1.

29.5.8 Word addition

Word addition is for adding two 16-bit values. The values of the SMSGn and SMSGm registers that are specified as the first and second operands are added, and the result is stored in the SMSGn register specified as the first operand. If the result of addition that is stored in the SMSGn register is 0, the SZ flag is set to 1. Otherwise, the flag is cleared to 0. Also, if an arithmetic carry has been generated from bit 15, the SCY flag is set to 1. Otherwise, the flag is cleared to 0. Set the additional byte to 0000B.

Sequencer code: 0111B (additional byte: 0000B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The SZ and SCY flags reflect the result of the calculation.
 Equivalent CPU command: ADDW SMSGn, SMSGm
 Equivalent CPU operation: SMSGn, SCY ← SMSGn + SMSGm

Symbol	15	14	13	12	11	10	9	8
SMSIp	0	1	1	1	First operand (SMSGn)			
	7	6	5	4	3	2	1	0
	Second operand (SMSGm)				0	0	0	0

Example of a statement: 0111 0001 0011 0000 B

The equivalent CPU command in this case is ADDW SMSG1, SMSG3.

In the case where SMSG1 = FFF0H and SMSG3 = 0010H, the settings of the register and flags as the results of the addition will be as follows: SMSG1 = 0000H, SCY = 1, and SZ = 1.

29.5.9 Word subtraction

Word subtraction is for subtracting two 16-bit values. The value of the SMSGm register specified as the second operand is subtracted from the value of the SMSGn register specified as the first operand, and then the resulting value is stored in the SMSGn register specified in the first operand. If the result of subtraction that is stored in the SMSGn register is 0, the SZ flag is set to 1. Otherwise, the flag is cleared to 0. Also, if an arithmetic borrow has been generated from bit 0, the SCY flag is set to 1. Otherwise, the flag is cleared to 0.

Set the additional byte to 0001B.

Sequencer code: 0111B (additional byte: 0001B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The SZ and SCY flags reflect the result of the calculation.
 Equivalent CPU command: SUBW SMSGn, SMSGm
 Equivalent CPU operation: $\text{SMSGn}, \text{SCY} \leftarrow \text{SMSGn} - \text{SMSGm}$

Symbol	15	14	13	12	11	10	9	8
SMSIp	0	1	1	1	First operand (SMSGn)			
	7	6	5	4	3	2	1	0
	Second operand (SMSGm)				0	0	0	1

Example of a statement: 0111 0001 0011 0001 B

The equivalent CPU command in this case is SUBW SMSG1, SMSG3.

In the case where SMSG1 = 1234H and SMSG3 = 1200H, the settings of the register and flags as the results of the subtraction will be as follows: SMSG1 = 0034H, SCY = 0, and SZ = 0.

29.5.10 Word comparison

Word comparison is for comparing two 16-bit values. The value of the SMSGm register specified as the second operand is subtracted from the value of the SMSGn register specified as the first operand. If the setting of the SMSGn register as the result of the subtraction is 0, the SZ flag is set to 1. Otherwise, the flag is cleared to 0. Also, if an arithmetic borrow has been generated from bit 0, the SCY flag is set to 1. Otherwise, the flag is cleared to 0.

Set the additional byte to 0010B.

Sequencer code: 0111B (additional byte: 0010B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The SZ and SCY flags reflect the result of the calculation.
 Equivalent CPU command: CMPW SMSGn, SMSGm
 Equivalent CPU operation: SMSGn - SMSGm

Symbol	15	14	13	12	11	10	9	8
SMSlp	0	1	1	1	First operand (SMSGn)			
	7	6	5	4	3	2	1	0
	Second operand (SMSGm)				0	0	1	0

Example of a statement: 0111 0001 0011 0010 B

The equivalent CPU command in this case is CMPW SMSG1, SMSG3.

In the case where SMSG1 = 1234H and SMSG3 = 1200H, the settings of the flags as the results of the comparison will be as follows: SCY = 0 and SZ = 0.

29.5.11 Logical shift right

Logical shift right is for shifting a 16-bit value by 1 bit to the right. The value of the SMSGn register specified as the first operand is shifted by 1 bit to the right. At this time, the MSB (bit 15) of the SMSGn register is set to 0 and the value of the LSB (bit 0) that is shifted out is stored in the SCY flag.



Set the additional byte to 0011B. Since the second operand is not used, set it to 0000B.

Sequencer code: 0111B (additional byte: 0011B)

Number of clock cycles for processing: 1 cycle of fCLK

Flags: The state of the SZ flag is retained. The SCY flag reflects the result of the calculation.

Equivalent CPU command: SHRW SMSGn

Equivalent CPU operation: $SCY \leftarrow SMSGn.0$, $SMSGn.m-1 \leftarrow SMSGn.m$, $SMSGn.15 \leftarrow 0$

Symbol	15	14	13	12	11	10	9	8
SMSIp	0	1	1	1	First operand (SMSGn)			
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	1	1

Example of a statement: 0111 0001 0000 0011 B

The equivalent CPU command in this case is SHRW SMSG1.

In the case where SMSG1 = AAF5H, the settings of the register and flag as the results of the logical shift will be as follows: SMSG1 = 557AH and SCY = 1.

29.5.12 Branch 1 (SCY = 1)

Branch 1 is for processing to branch if SCY = 1. With SCY = 1, program control branches to the processing stored in the SMSIp register at the relative address specified as the first and second operands. If SCY = 0, processing proceeds to that set in the next SMSIp register.

Set the additional byte to 0000B. Set values in the range from -31 to 31 as the first and second operands.

Sequencer code: 1000B (additional byte: 0000B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: BC \$addr5
 Equivalent CPU operation: SMSCV[4:0] ← SMSCV[4:0] + jdisp8 if SCY = 1

Symbol	15	14	13	12	11	10	9	8
SMSIp	1	0	0	0	First and second operands (\$addr5)			
	7	6	5	4	3	2	1	0
	First and second operands (\$addr5)				0	0	0	0

Example of a statement: 1000 0000 0101 0000 B

The equivalent CPU command in this case is BC \$05H.

In the case where the value of the SMSCV[4:0] bits of the SMSS register is 03H, and SCY = 1, the value of the SMSCV[4:0] bits will be 08H, so processing will proceed to that stored in the SMSI8 register.

29.5.13 Branch 2 (SCY = 0)

Branch 2 is for processing to branch if SCY = 0. With SCY = 0, program control branches to the processing stored in the SMSIp register at the relative address specified as the first and second operands. If SCY = 1, processing proceeds to that set in the next SMSIp register.

Set the additional byte to 0001B. Set values in the range from -31 to 31 as the first and second operands.

Sequencer code: 1000B (additional byte: 0001B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: BNC \$addr5
 Equivalent CPU operation: SMSCV[4:0] ← SMSCV[4:0] + jdisp8 if SCY = 0

Symbol	15	14	13	12	11	10	9	8
SMSIp	1	0	0	0	First and second operands (\$addr5)			
	7	6	5	4	3	2	1	0
	First and second operands (\$addr5)				0	0	0	1

Example of a statement: 1000 1111 1110 0001 B

The equivalent CPU command in this case is BNC \$0FEH

In the case where the value of the SMSCV[4:0] bits of the SMSS register is 0EH, and SCY = 0, the value of the SMSCV[4:0] bits will be 0CH, so processing will proceed to that stored in the SMSI12 register.

29.5.14 Branch 3 (SZ = 1)

Branch 3 is for processing to branch if SZ = 1. With SZ = 1, program control branches to the processing stored in the SMSIp register at the relative address specified as the first and second operands. If SZ = 0, processing proceeds to that set in the next SMSIp register.

Set the additional byte to 0010B. Set values in the range from -31 to 31 as the first and second operands.

Sequencer code: 1000B (additional byte: 0010B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: BZ \$addr5
 Equivalent CPU operation: SMSCV[4:0] ← SMSCV[4:0] + jdisp8 if SZ = 1

Symbol	15	14	13	12	11	10	9	8
SMSIp	1	0	0	0	First and second operands (\$addr5)			
	7	6	5	4	3	2	1	0
	First and second operands (\$addr5)				0	0	1	0

Example of a statement: 1000 0000 0101 0010 B

The equivalent CPU command in this case is BZ \$05H.

In the case where the value of the SMSCV[4:0] bits of the SMSS register is 03H, and SZ = 1, the value of the SMSCV[4:0] bits will be 08H, so processing will proceed to that stored in the SMSI8 register.

29.5.15 Branch 4 (SZ = 0)

Branch 4 is for processing to branch if SZ = 0. With SZ = 0, program control branches to the processing stored in the SMSIp register at the relative address specified as the first and second operands. If SZ = 1, processing proceeds to that set in the next SMSIp register.

Set the additional byte to 0011B. Set values in the range from -31 to 31 as the first and second operands.

Sequencer code: 1000B (additional byte: 0011B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: BNZ \$addr5
 Equivalent CPU operation: SMSCV[4:0] ← SMSCV[4:0] + jdisp8 if SZ = 0

Symbol	15	14	13	12	11	10	9	8
SMSIp	1	0	0	0	First and second operands (\$addr5)			
	7	6	5	4	3	2	1	0
	First and second operands (\$addr5)				0	0	1	1

Example of a statement: 1000 1111 1110 0011 B

The equivalent CPU command in this case is BNZ \$0FEH.

In the case where the value of the SMSCV[4:0] bits of the SMSS register is 0EH, and SZ = 0, the value of the SMSCV[4:0] bits will be 0CH, so processing will proceed to that stored in the SMSI12 register.

29.5.16 Wait

The wait command holds processing pending for a certain period. Execution of processing is held pending for the number of cycles of f_{WAIT} specified in the second operand by using the clock and division ratio specified as the first operand and additional byte.

Use the first and second operands to select the source clock for counting of the wait time and the value to be counted as the wait period, and use the additional byte to select the clock for use in waiting, specifically, select the divisor for the frequency of the selected source clock.

If the low-speed on-chip oscillator clock is to be used as the source clock for counting of the wait time, set the $LONGWAIT$ bit of the $SMSC$ register to 1 in advance.


Sequencer code: 1001B

Number of clock cycles for processing: See the description titled “(1) Number of clock cycles for use in waiting”.

Flags: The states of the SZ and SCY flags are retained.

Equivalent CPU command: WAIT IM1, IM2

Equivalent CPU operation: Holding processing pending for a certain period



Example of a statement:

Example of the Setting of the SMSIp Register	Source Clock for Use in Waiting	Clock for Use in Waiting	Number to Count for Waiting	Wait Time in μ s (typ.)
1001 0 0000001 0000	fCLK	fCLK	1	0.03125
1001 0 0000000 0111	fCLK	fCLK/128	128	512
1001 0 1000000 0110	fCLK	fCLK/64	64	128
1001 1 0000001 0000	fiL	fiL	1	30.51757813
1001 1 0000000 0111	fiL	fiL/128	128	500000
1001 1 1100000 0101	fiL	fiL/32	96	93750

Note 1. When the low-speed on-chip oscillator clock (fiL) is in use for the CPU/peripheral hardware clock frequency (fCLK), select fCLK (IM1[7] = 0) as the source clock fSMS for counting the wait time.

Note 2. When the low-speed on-chip oscillator clock (fiL) is to be used as the source clock for the timing of waiting by the SNOOZE mode sequencer, set peripheral enable register 0 (PER0) and peripheral enable register 1 (PER1) to 00H and 40H, respectively.

Remark fCLK: CPU/peripheral hardware clock frequency
fiL: Low-speed on-chip oscillator clock frequency (32.768 kHz)

(1) Number of clock cycles for use in waiting

The number of clock cycles for use in waiting depends on the setting of the wait command. Refer to values set for IM1 and IM2 to calculate the required processing time.

Note that the wait processing requires time for synchronization before the counter for use in timing the wait starts operating and after the counter finishes operating. Refer to an example described below to calculate the time for synchronization.

Before execution of the wait command:

(1 cycle of fCLK) + (2^{Note} cycles of the selected clock for use in waiting)

After execution of the wait command:

2^{Note} cycles of fCLK

Note This is the number of clock cycles for synchronization and will be no greater than 2.
This time may also be extremely close to 1 cycle with some types of timing.

29.5.17 Conditional wait 1 (bit = 1)

In conditional wait 1, processing is repeatedly held pending as long as the value of a specified bit among eight bits of data at a specified address is 1. The value of the SMSGn register specified as the first operand and that of the additional byte are used to specify the address in memory. The second operand is used to specify the target bit for the condition. The sequencer reads the specified bit. If the setting is 1, the sequencer does not handle the succeeding processing but goes into wait processing. The sequencer repeats this as long as the value of the specified bit is 1. When reading from the specified bit returns 0, the sequencer handles the succeeding processing.

Set a value in the range from 0 to 7 (from 0000B to 0111B) as the second operand.

When an SFR is to be specified, set the address of the SFR that can be manipulated in 1-bit units and the bit number as the first operand, second operand, and additional byte. The bit units with which each SFR can be manipulated are the same as those for the CPU.

Sequencer code: 1010B
 Number of clock cycles for processing: See the description titled “(1) Number of clock cycles required for conditional wait 1”.
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: WHILE1 [SMSGn + Byte].bit
 Equivalent CPU operation: SMSS[4:0] ← SMSS[4:0] if [SMSGn + Byte].bit = 1

Symbol	15	14	13	12	11	10	9	8
SMSlp	1	0	1	0	First operand (SMSGn)			
	7	6	5	4	3	2	1	0
	Second operand (bit number)				Additional byte (byte)			

Example of a statement: 1010 0011 0101 0010 B

The equivalent CPU command in this case is WHILE1 [SMSG3+2].5.

In the case where SMSG3 = 02E8H, the sequencer holds processing pending as long as the value of bit 5 at address F02EAH is 1. When the value of the bit becomes 0, the sequencer handles the succeeding processing.

(1) Number of clock cycles required for conditional wait 1

In conditional wait 1 processing, access to the specified bit is repeated until its value becomes 0.

Starting the processing requires one cycle of fCLK and each round of reference to the register bit and judgement requires two cycles of fCLK. For example, the time set up in the case where the fifth access to the bit for reference of the destination register returns 0 is calculated from the following formula.

$$fCLK \times 1 + (fCLK \times 2) \times 5 = fCLK \times 11$$

Note that if attempted access to memory by the SNOOZE mode sequencer is in contention with access by the CPU or DTC, the SNOOZE mode sequencer may be placed in the pending state. Such cases also increase the number of clock cycles.

29.5.18 Conditional wait 2 (bit = 0)

In conditional wait 2, processing is repeatedly held pending as long as the value of a specified bit among eight bits of data at a specified address is 0. The value of the SMSGn register specified as the first operand and that of the additional byte are used to specify the address in memory. The second operand is used to specify the target bit for the condition. The sequencer reads the specified bit. If the setting is 0, the sequencer does not handle the succeeding processing but goes into wait processing. The sequencer repeats this as long as the value of the specified bit is 0. When reading from the specified bit returns 1, the sequencer handles the succeeding processing.

Set a value in the range from 0 to 7 (from 0000B to 0111B) as the second operand.

When an SFR is to be specified, set the address of the SFR that can be manipulated in 1-bit units and the bit number as the first operand, second operand, and additional byte. The bit units with which each SFR can be manipulated are the same as those for the CPU.

Sequencer code: 1011B
 Number of clock cycles for processing: See the description titled “**(1) Number of clock cycles required for conditional wait 2**”.
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: WHILE0 [SMSGn + Byte].bit
 Equivalent CPU operation: SMSS[4:0] ← SMSS[4:0] if [SMSGn + Byte].bit = 0

Symbol	15	14	13	12	11	10	9	8
SMSlp	1	0	1	1	First operand (SMSGn)			
	7	6	5	4	3	2	1	0
	Second operand (bit number)				Additional byte (byte)			

Example of a statement: 1011 0011 0101 0010 B

The equivalent CPU command in this case is WHILE0 [SMSG3+2].5.

In the case where SMSG3 = FFE0H, the sequencer holds processing pending as long as the value of bit 5 at address FFE2H is 0. When the value of the bit becomes 1, the sequencer handles the succeeding processing.

(1) Number of clock cycles required for conditional wait 2

Since the number of clock cycles of waiting set up by conditional wait 2 is counted in the same way as described for conditional wait 1, refer to **29.5.17 (1) Number of clock cycles required for conditional wait 1**.

29.5.19 Termination

The termination command stops the SNOOZE mode sequencer. Specifically, execution of the command stops the SNOOZE mode sequencer, clears the SMSSTAT and SMSCV[4:0] bits in the SMSS register to 0, and places the sequencer in the activating trigger waiting state.

Set the additional byte to 0000B. Set all bits of the first and second operands to 0.

Sequencer code: 1111B (additional byte: 0000B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: FINISH
 Equivalent CPU operation: SMSCV[4:0] ← 0, stopping the sequencer

Symbol	15	14	13	12	11	10	9	8
SMSIp	1	1	1	1	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0

Example of a statement: 1111 0000 0000 0000 B

The equivalent CPU command in this case is FINISH.

The termination command stops the sequencer, clears the SMSSTAT and SMSCV[4:0] bits of the SMSS register to 0, and places the sequencer in the activating trigger waiting state.

29.5.20 Interrupt plus termination

The interrupt plus termination command issues an interrupt signal and then stops the SNOOZE mode sequencer. Issuing the interrupt signal enables starting the CPU when it has been placed on standby. Specifically, execution of the command issues the interrupt signal, stops the SNOOZE mode sequencer, clears the SMSSTAT and SMSCV[4:0] bits in the SMSS register to 0, and places the sequencer in the activating trigger waiting state.

Set the additional byte to 0001B. Set all bits of the first and second operands to 0.

Sequencer code: 1111B (additional byte: 0001B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: WAKEUP
 Equivalent CPU operation: SMSS[4:0] ← 0, stopping the sequencer after issuing an interrupt

Symbol	15	14	13	12	11	10	9	8
SMSIp	1	1	1	1	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	1

Example of a statement: 1111 0000 0000 0001 B

The equivalent CPU command in this case is WAKEUP.

The interrupt plus termination command stops the sequencer after issuing an INTSMSE interrupt, clears the SMSSTAT and SMSCV[4:0] bits of the SMSS register to 0, and places the sequencer in the activating trigger waiting state.

29.5.21 DTC activation

The DTC activation command issues a DTC activating source signal so that DTC transfer proceeds. That is, execution of the command issues an activating source signal for the DTC. If the corresponding control settings for the DTC have been made in advance, the specified DTC transfer will proceed.

Set the additional byte to 0010B. Set all bits of the first and second operands to 0.

Sequencer code: 1111B (additional byte: 0010B)
 Number of clock cycles for processing: 1 cycle of fCLK
 Flags: The states of the SZ and SCY flags are retained.
 Equivalent CPU command: DTCTRG
 Equivalent CPU operation: Output of a DTC activating source signal

Symbol	15	14	13	12	11	10	9	8
SMSlp	1	1	1	1	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	1	0

Example of a statement: 1111 0000 0000 0010 B

The equivalent CPU command in this case is DTCTRG.

The DTC activation command issues a DTC activating source signal. DTC transfer proceeds according to the DTC control settings.

To hold processing by the sequencer pending until completion of DTC transfer, use the wait command to hold processing pending until the DTC has been started, and then use conditional wait 1 to hold the processing pending until the corresponding bit of DTC activation enable register i (DTCENi) (i = 0 to 4) has been set to 0.

29.6 Operation in Standby Modes

State	Operation of the SNOOZE Mode Sequencer
HALT mode	Operation continues. Note 1
STOP mode	The activating trigger for the SNOOZE mode sequencer can be accepted. Note 3
SNOOZE mode	Operation continues. Notes 2, 4, 5, 6

Note 1. When the subsystem clock is selected as fCLK, operation is disabled if the RTCLPC bit of the OSMC register is 1.

Note 2. The SNOOZE mode can only be set when the high-speed on-chip oscillator clock or middle-speed on-chip oscillator clock is selected as fCLK.

Note 3. Detection of an SMS activating trigger in STOP mode places the chip in SNOOZE mode, making the SNOOZE mode sequencer capable of operation. The state of the chip returns to the STOP mode after the operations of the SMS are completed. Note that the sequencer does not have access to certain memory areas in SNOOZE mode. For details, see **29.4.2 Memory space allocated to the sequencer.**

Note 4. When a transfer end interrupt from the CSIp in SNOOZE mode is being used as the activating trigger for the SNOOZE mode sequencer, use the interrupt plus termination command to release the chip from the SNOOZE mode and start processing by the CPU, or make the settings for reception by the CSIp (writing 1 to the STm0 bit, writing 0 to the SWCm bit, setting the SSCm register, and writing 1 to the SSm0 bit) again before the processing for termination.

Note 5. When a transfer end interrupt from the UARTq in SNOOZE mode is being used as the activating trigger for the SNOOZE mode sequencer, use the interrupt plus termination command to release the chip from the SNOOZE mode and start processing by the CPU, or make the settings for reception by the UARTq (writing 1 to the STm1 bit, writing 0 to the SWCm bit, setting the SSCm register, and writing 1 to the SSm1 bit) again before the processing for termination.

Note 6. When an A/D conversion end interrupt from the A/D converter in SNOOZE mode is being used as the activating trigger for the SNOOZE mode sequencer, use the interrupt plus termination command to release the chip from the SNOOZE mode and start processing by the CPU, or make the settings for the SNOOZE mode function of the A/D converter (writing 1 to the AWC bit after having written 0 to it) again before the processing for termination.

Remark Products with 30 to 64 pins: p = 00; m = 0
Products with 80 to 128 pins: p = 00, 20; m = 0, 1

CHAPTER 30 CAPACITIVE SENSING UNIT (CTS2L)

The number of output channels of the capacitive sensing unit depends on the product.


ROM size	64 to 128 Kbytes								
Pin count	30	32	36	40, 44	48	52	64	80	100
Number of the CTS2L output channels	2 (TS00, TS01)	3 (TS00 to TS02)	5 (TS00 to TS04)	6 (TS00 to TS05)	8 (TS00 to TS07)	10 (TS00 to TS09)	12 (TS00 to TS11)	30 (TS00 to TS15, TS20 to TS33)	32 (TS00 to TS15, TS20 to TS35)

ROM size	192 to 768 Kbytes									
Pin count	30	32	36	40	44	48	52	64	80	100, 128
Number of the CTS2L output channels	6 (TS00, TS01, TS20, TS21, TS26, TS27)	7 (TS00 to TS02, TS20, TS21, TS26, TS27)	11 (TS00 to TS04, TS20 to TS23, TS26, TS27)	13 (TS00 to TS05, TS20 to TS24, TS26, TS27)	14 (TS00 to TS05, TS20 to TS27)	16 (TS00 to TS07, TS20 to TS27)	20 (TS00 to TS09, TS20 to TS29)	22 (TS00 to TS11, TS20 to TS29)	30 (TS00 to TS15, TS20 to TS33)	32 (TS00 to TS15, TS20 to TS35)

The Capacitive Sensing Unit (CTS2L) measures the electrostatic capacitance of the capacitive sensor. Changes in the electrostatic capacitance are determined by software, which enables the CTS2L to detect whether a finger is in contact with the capacitive sensor. The electrode surface of the capacitive sensor is usually enclosed with an electrical conductor so that a finger does not come into direct contact with the electrode.

As shown in **Figure 30 - 1**, electrostatic capacitance (parasitic capacitance) exists between the electrode and the surrounding conductors. Because the human body is an electrical conductor, when a finger is placed close to the electrode, the electrostatic capacitance value increases.


Figure 30 - 1 Increased Electrostatic Capacitance Because of the Presence of a Finger



Electrostatic capacitance is detected by the self-capacitance and mutual capacitance methods.

In the self-capacitance method, the CTSU detects electrostatic capacitance generated between a finger and a single electrode. In the mutual capacitance method, two electrodes are used; one electrode is used as a transmit electrode and the other electrode is used as a receive electrode. The CTSU detects a change in the electrostatic capacitance generated between these electrodes when a finger is placed close to them.

Figure 30 - 2 Self-capacitance Method and Mutual Capacitance Method



Electrostatic capacitance is measured by counting clock signal cycles whose frequency changes according to the amount of charged or discharged current for a specified period.

For details of the principles of measurement operation, see related application notes.

30.1 Overview

Table 30 - 1 lists the CTSU functions and **Figure 30 - 3** shows a block diagram of the CTSU. **Figure 30 - 4** shows the sensor drive pulse output clock configuration.

Table 30 - 1 CTSU Functions

Item		Configuration
CTSUL2L operating voltage condition		VDD = 1.8 to 5.5 V
Operating clock		fCLK, fCLK/2, fCLK/4, or fCLK/8
Pins	Electrostatic capacitance measurement	TSM (m = 00 to 15, 20 to 35) up to 32 channels
	Connection pin to capacitor for measurement secondary power	TSCAP (10 nF) We recommend connecting a 10-nF capacitor.
Measurement mode	Self-capacitance measurement mode	Electrostatic capacitance is measured from the charged current that flows toward the electrode used in the self-capacitance method.
	Mutual capacitance measurement mode	Electrostatic capacitance is measured from the charged current that flows toward the capacitance generated between the transmit and receive electrodes used in the mutual capacitance method.
	DC current measurement mode	Current from a measurement pin is measured.
Calibration mode		Characteristic correction of the current control oscillator for measurement
Noise prevention		Synchronous noise prevention, high-pass noise prevention Majority decision by multi-frequency measurement
Adjustment for each pin		Offset current adjustment function Sensor drive pulse frequency specification Measurement time specification
Measurement start conditions		Software trigger External trigger (ELCL)
Low-power function		SNOOZE function supported
Requests	Data transfer request	Channel measurement setting write request Measurement result read request
	Interrupt request	Measurement end interrupt request
Transmission power switching of mutual capacitance method		The power for transmission in the mutual capacitance method can be switched among VDD (VCL), VCC (I/O port), and VCC (dedicated).

As shown in **Figure 30 - 3**, the CTSU consists of a status control block, a trigger control block, a clock control block, a channel control block, a port control block, a sensor drive pulse generator, a measurement block, an interrupt block, an IO block, a SNOOZE control block, and SFRs.

Figure 30 - 3 CTSU Block Diagram




Figure 30 - 4 Sensor Drive Pulse Output Clock Configuration




Table 30 - 2 External Pins Used in CTSU

Pin name	Input/output	Function
TS _m (m = 00 to 15, 20 to 35)	Output	Electrostatic capacitance measurement pin, transmit pin in the mutual capacitance method, active shield control pin, or current measurement pin
TSCAP	—	Connection pin to capacitor for measurement secondary power

30.2 Registers to Control the Capacitive Sensing Unit

The following registers are used to control the capacitive sensing unit.

- Peripheral enable register 1 (PER1)
- Peripheral reset control register 1 (PRR1)
- CTSU control registers AL and AH (CTSUCRAL, CTSUCRAH)
- CTSU control registers BL and BH (CTSUCRBL, CTSUCRBH)
- CTSU measurement channel registers L and H (CTSUMCHL, CTSUMCHH)
- CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)
- CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)
- CTSU status register L (CTSUSRL)
- CTSU sensor offset registers 0 and 1 (CTSUSO0, CTSUSO1)
- CTSU sensor counter registers L and H (CTSUSC, CTSUUC)
- CTSU calibration registers L and H (CTSUDBGR0, CTSUDBGR1)
- CTSU sensor unit clock control registers AL, AH, BL, and BH (CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, CTSUSUCLK3)
- CTSU trimming registers AL and AH (CTSUTRIM0, CTSUTRIM1)
- CTSU trimming registers BL and BH (CTSUTRIM2, CTSUTRIM3)

30.2.1 Peripheral enable register 1 (PER1)

This register is used to enable or disable the supply of a clock signal to various on-chip peripheral modules. Clock supply to an on-chip peripheral module that is not to be used can be stopped to decrease power consumption and noise.

If the CTSU is to be used, be sure to set bit 0 (CTS2EN) of this register to 1.

The PER1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 30 - 5 Format of Peripheral Enable Register 1 (PER1)

Address: F00FAH
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PER1	DACEN	SMS2EN	CMP2EN	TML32EN	DTCEN	UTAEN	REMCEN	CTS2EN
	Control of supply of an input clock to the CTSU							
	0	Stops supply of an input clock. • The SFRs used by the CTSU cannot be written. • When an SFR used by the CTSU is read, the value returned is 00H or 0000H.						
	1	Enables supply of an input clock. • The SFRs used by the CTSU can be read and written.						

30.2.2 Peripheral reset control register 1 (PRR1)

The PRR1 register is used to control resetting of the on-chip peripheral modules.

Each bit in this register controls resetting and release from the reset state of the corresponding on-chip peripheral module.

The PRR1 register can be set by a 1-bit or 8-bit memory manipulation instruction.

Figure 30 - 6 Format of Peripheral Reset Control Register 1 (PRR1)

Address: F00FBH
After reset: 00H
R/W: R/W

Symbol	<7>	<6>	<5>	<4>	<3>	<2>	<1>	<0>
PRR1	DACRES	SMSRES	CMPRES	TML32RES	DTCRES	UTARES	REMCRES	CTS2RES
	Control resetting of the CTSU							
	0	The CTSU is released from the reset state.						
	1	The CTSU is in the reset state. • The SFRs for use with the CTSU2L are initialized.						

30.2.3 CTSU control registers AL and AH (CTSUCRAL, CTSUCRAH)

The CTSUCRAL register can be accessed in 8-bit units (CTSUCR1 as upper part and CTSUCR0 as lower part).

The CTSUCRAH register can be accessed in 8-bit units (CTSUCR3 as upper part and CTSUCR2 as lower part).

Figure 30 - 7 Format of CTSU Control Registers AL and AH (CTSUCRAL, CTSUCRAH)


Address: F0500H, F0502H

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
CTSUCRAH	DCBACK	DCMODE	STCLK[5:0]					
	7	6	5	4	3	2	1	0
	FCMODE	SDPSEL	POSEL[1:0]		LOAD1	LOAD0	ATUNE2	0

Symbol	15	14	13	12	11	10	9	8
CTSUCRAL	MD1	MD0	CLK[1:0]		ATUNE1	ATUNE0	CSW	PON
	7	6	5	4	3	2	1	0
	TXVSEL	TXVSEL2	PUMPON	INIT	0	SNZ	CAP	STRT



DCMODE	Current Measurement Mode Select
0	Normal mode
1	Current measurement mode

Measures current without switched capacitor operation.

Outputs a fixed value to the measurement reception pin according to the IOC bit and stops the drive pulse.

IOC = 0: High-level output IOC = 1: Low-level output

STCLK[5:0]						STCLK Select
0	0	0	0	0	0	Peripheral clock divided by 2
0	0	0	0	0	1	Peripheral clock divided by 4
0	0	0	0	1	0	Peripheral clock divided by 6
0	0	0	0	1	1	Peripheral clock divided by 8
:	:	:	:	:	:	:
1	1	1	1	1	0	Peripheral clock divided by 126
1	1	1	1	1	1	Peripheral clock divided by 128

These bits set the division value for fCLK (after prescaler) to obtain STCLK. STCLK is related to measurement time and clock recovery cycle.

The division value is determined by the following equation.

Division value = (STCLK[5:0] + 1) × 2 (divided by 2 to 128)

Setting STCLK to 0.5 MHz (2 μs) is recommended.

FCMODE	Sensor unit clock (SUCLK) Select
0	SUCLK is used as frequency diffusion clock.
1	SUCLK is used as recovery clock for multi-clock measurement. To use SUCLK as recovery clock, set the CTSUDBGR1.CCOCLK bit to 1.

- When the FCMODE bit is 0 (SUCLK used as frequency diffusion clock)
As specified in the CTSUTRIM1.SUADJD[7:0], CTSUCRBH.SSCNT[1:0], and CTSUCRBH.SSMOD[2:0], SUCLK is generated when the digital oscillator oscillates and the frequency is spectrum-diffused.
- When the FCMODE is 1 (SUCLK used as recovery clock for multi-clock measurement)
As specified in the CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, or CTSUSUCLK3 register, SUCLK is generated when the clock recovery control is performed.
Before setting the FCMODE bit to 1, set the CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, or CTSUSUCLK3 register.
The recovery is performed in status 0 (non-measurement state) for all selected clocks during measurement. The SUADJx bits in the CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, or CTSUSUCLK3 register are updated by recovery (x = 0 to 3).
When the FCMODE bit is 1, do not change the CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, or CTSUSUCLK3 register setting.

<Relationship between SDPSEL and FCMODE>

SDPSEL	FCMODE	Operation
0	0	CTSU compatible setting
1	1	Sensor unit clock (SUCLK) mode Used for multi-clock measurement
Other than above		Setting prohibited

SDPSEL	Sensor Drive Pulse Select
0	Random pulse mode (CTS0 compatible setting) fCLK divided by the settings of the CTSUCRAL.CLK[1:0] and CTSUSO1.SDPA[7:0] bits is used as the base clock, and the sensor drive pulse is obtained by phase-shifting the base clock using the random number generated according to the settings of the CTSUCRBL.PRM0DE[1:0] and CTSUCRBL.PRRATIO[3:0] bits. It is also possible to apply jitter by the frequency diffusion clock.
1	Sensor unit clock (S0CLK) mode The sensor drive pulse is obtained by applying frequency recovery based on fCLK to generate S0CLK and dividing it by the CTSUSO1.SDPA[7:0] setting.


The SDPSEL bit selects the sensor drive pulse.

POSEL[1:0]		Non-measured Pin Output Select
0	0	Low-level output (from the I/O port regardless of the TXVSEL and TXVSEL2 settings)
0	1	Hi-z (high impedance) output
1	0	Low-level output (by the TXVSEL and TXVSEL2 settings)
1	1	Same phase (transmission) pulse output (by the TXVSEL and TXVSEL2 settings)

The POSEL[1:0] bits select the non-measured pin output.

[Example] When measurement is performed by the self-capacitance method using the electrode shown below to enable the active shield function:

- Shield pin: TS3
Set the transmit/receive control register to 1 to output a transmit pulse to use TS3 as a shield pin.
- Measurement pins: TS0 to TS2
Set the POSEL[1:0] bits to 11B. The same pulse as the shield pin is output from the non-measured pin.



LOAD[1:0]		Measurement Load Control
0	0	2.5-μA constant current load mode
0	1	No-load mode
1	0	20-μA constant current load mode
1	1	Resistive load mode (for calibration)

To place the measurement load in the resistive load mode, set these bits to 01B and then set them to 11B.

ATUNE2	Analog Adjustment 2
0	Follows the ATUNE1 setting.
1	When ATUNE1 is 0: 20 μ A (1/1) When ATUNE1 is 1: 160 μ A (1/8) current measurement mode
The ATUNE2 bit sets the current mirror ratio of the measurement power-supply current to the current control oscillator input current.	

MD1	Measurement Mode Select 1
0	Self-capacitance method (single measurement) When CHTRCx is set to 1 (transmission), the transmit pin outputs the first (same phase) pulse. When multiple bits are set to 1, scan is performed. When CHTRCx is set to all 0, measurement is performed without transmission.
1	Mutual capacitance method (double-measurement requiring CHTRCx setting) When CHTRCx is set to all 0, scan fails without measurement.
The MD1 bit selects single measurement (assuming self-capacitance method) or double-measurement (assuming mutual capacitance method).	

MD0	Measurement Mode Select 0
0	Single scan mode
1	Multi-scan mode
The MD0 bit selects single scan mode or multi-scan mode.	

CLK[1:0]		Peripheral Operating Clock Select
0	0	fCLK
0	1	fCLK/2
1	0	fCLK/4
1	1	fCLK/8
The CLK[1:0] bits are used to divide the CPU/peripheral hardware clock (fCLK) using the prescaler.		

ATUNE1	Analog Adjustment 1
0	80 μ A (1/4)
1	40 μ A (1/2)
The ATUNE1 bit sets the current mirror ratio of the measurement power-supply current to the current control oscillator input current.	

<R>

ATUNE0	Analog Adjustment 0
0	Measurement power-supply voltage = 1.5 V This setting cannot be used if Vcc is less than 2.4 V.
1	Measurement power-supply voltage = 1.2 V
This bit is used to change voltage to suit the system's power supply specifications.	

CSW	Measurement Power Capacitor Connection
0	Turns off the external capacitance connection switch.
1	Turns on the external capacitance connection switch.
This bit controls charging of the LPF capacitance connected to the TSCAP pin by turning the capacitance switch on or off. After the capacitance switch is turned on, wait for the specified time until the capacitance connected to the TSCAP pin is charged, and then set STRT to 1 to start measurement. Before starting measurement, use the I/O port to output a low level to the TSCAP pin, and discharge the LPF capacitance. Set the CSW bit to 1 before setting the PON bit to 1. When $V_{CC} < 4.5$ V, set the PUMPON bit to 1 and then set the CSW bit to 1.	

PON	Measurement Power On
0	Power off
1	Power on
The PON bit turns on the VDC for measurement to supply the power (1.5 V) for measurement. When CSW is 0, do not set this bit to 1.	

TXVSEL	Transmission Power Supply Select
0	VCC (I/O port)
1	VDD (VCL)

TXVSEL2	Transmission Power Supply Select 2
0	Follows the TXVSEL setting.
1	VCC (dedicated)

PUMPON	Boost Circuit Control
0	Boost power off $V_{CCX3} = V_{CC}$
1	Boost power on $V_{CCX3} \approx 4.5$ V
The PUMPON bit controls the boost power voltage (V_{CCX3}). When V_{CC} is 4.5 V or lower, the boost power is required.	

<R>

INIT	Control Block Initialization
0	—
1	Initializes the internal control registers.
To forcibly terminate operation, be sure to set the STRT bit to 0 and the INIT bit to 1 simultaneously. In this case, operation stops and the internal control registers are initialized. Do not set the STRT bit to 1 (CTSU operation start) and the INIT bit to 1 simultaneously. The TXVSEL2 bit is read as 0.	

SNZ	SNOOZE Enable				
0	Disables the SNOOZE function.				
1	Enables the SNOOZE function.				

The SNZ bit enables or disables the SNOOZE function when an external trigger is selected (CAP = 1). Setting this bit to 1 drives the CTSU hardware macro into the suspended state to enable low-power operation in the standby state.

<CTSU hardware macro state control>

PON	SNZ	CAP	STRT	External trigger	Hardware macro(VDC) state
0	0	0	0	—	Stopped
1	0	—	—	—	Operating
1	1	1	0	—	Suspended
1	1	1	1	None (waiting)	Suspended
1	1	1	1	Provided (active)	Operating
1	1	0	0	—	Software suspended
Other than above					Setting prohibited

The SNZ bit enables SNOOZE operation. In the external trigger waiting state enabled by setting the STRT bit to 1, the CPU can enter STOP mode. When a falling edge of the external trigger is detected during STOP mode, the CTSU sends a clock request to the clock generating block and enters the SNOOZE state to start measurement. After the measurement end interrupt, clear this bit to 0 by software.

The software suspended state in this table is used when the software of a system without SNOOZE function suspends the CTSU hardware macro to enable low-power operation. In this case, set the SNZ bit to 0 after the CPU returns to the previous state by an external interrupt, and then set the STRT bit to 1 to start measurement upon a software trigger.

CAP	Measurement Start Trigger Select				
0	Software trigger				
1	External trigger				

The CAP bit specifies the measurement start condition.

For details, see the STRT bit explanation.

STRT	Measurement Operation Start	
0	Measurement stopped	
1	Measurement operating	

The STRT bit specifies whether to start or stop CTSU operation.

When CAP is 0, writing 1 to the STRT bit starts measurement. At the end of measurement, this bit is cleared to 0 by hardware.

When CAP is 1, writing 1 to this bit drives the CTSU into the external trigger waiting state. Measurement starts at the falling edge of the external trigger. After the measurement is complete, the CTSU waits for the next external trigger and continues operation.

The following table shows the CTSU states.

<CTSU state>

STRT	CAP	CTSU state
0	0	Stopped
0	1	Stopped
1	0	Measurement in progress
1	1	Measurement in progress or waiting for an external trigger ^{Note}

Note The state can be read from the CTSUSRSTC[2:0] bits.
 Measurement in progress: CTSUSRLSTC[2:0] ≠ 000B
 While waiting for an external trigger: CTSUSRLSTC[2:0] = 000B

If 1 is written to the STRT bit by software when the STRT bit is already set to 1, this writing is ignored and operation continues.

To forcibly terminate operation by software when the STRT bit is set to 1, be sure to set the STRT bit to 0 and the INIT bit to 1 simultaneously.

30.2.4 CTSU control registers BL and BH (CTSUCRBL, CTSUCRBH)

The CTSUCRBL register can be accessed in 8-bit units (CTSUSST as upper part and CTSUSDPRS as lower part).

The CTSUCRBH register can be accessed in 8-bit units (CTSUDCLKC as upper part).

Figure 30 - 8 Format of CTSU Control Registers BL and BH (CTSUCRBL, CTSUCRBH)

Address: F0504H, F0506H

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
CTSUCRBH	0	0	SSCNT[1:0]		0	SSMOD[2:0]		
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0
Symbol	15	14	13	12	11	10	9	8
CTSUCRBL	SST[7:0]							
	7	6	5	4	3	2	1	0
	PROFF	SOFF	PRMODE[1:0]		PRRATIO[3:0]			
	SSCNT[1:0]		SUCLK Diffusion Control					
	0	0	SSADJ + 0					
	0	1	SSADJ + 1					
	1	0	SSADJ + 2					
	1	1	SSADJ + 3					
The SSCNT[1:0] bits adjust the diffusion clock frequency.								
When these bits are set to 11B, the CTSU compatible setting is employed.								
	SSMOD[2:0]			SUCLK Diffusion Mode Select				
	0	0	0	256 cycles				
	0	0	1	384 cycles				
	0	1	0	512 cycles				
	0	1	1	1024 cycles				
	1	1	1	No diffusion				
	Other than above			Setting prohibited				
The SUCLK clock is used for the SSCG modulation of the CTSU. The SUCLK frequency need not be guaranteed.								
The SSMOD[2:0] and SSCNT[1:0] bits are used to determine the FM modulation frequency.								
The SSMOD[2:0] bits set the FM modulation cycle.								

SST[7:0]								Sensor Stabilization Wait Time Control																																																																																																																														
The SST[7:0] bits set the period from the start of sensor drive pulse supply until the TSCAP pin voltage becomes stable. <When CTSUCRAH.SDPSEL = 0> The table below shows the stabilization time in units of base sensor drive pulse cycles. <table border="1"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>2 cycles</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>4 cycles</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>6 cycles</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>8 cycles</td></tr> <tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>510 cycles</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>512 cycles</td></tr> </table> <When CTSUCRAH.SDPSEL = 1> The table below shows the stabilization time in units of STCLK cycles. <table border="1"> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1 cycle</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>2 cycles</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>3 cycles</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>4 cycles</td></tr> <tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>255 cycles</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>256 cycles</td></tr> </table> The TSCAP pin voltage is stabilized by supplying sensor drive pulses. The SST[7:0] value is related to the number of cycles as shown below. - When CTSUCRAH.SDPSEL = 0 The stabilization wait time is specified by the number of cycles of the base sensor drive pulse. Number of cycles = 2 × (value of these bits + 1) Set the stabilization wait time within the following range. Number of cycles set by CTSUCRBL.SST[7:0] ≥ (CTSUCRBL.PRRATIO[3:0] + 1) - When CTSUCRAH.SDPSEL = 1 The stabilization wait time is specified by the number of STCLK cycles. Number of cycles = 1 × (value of these bits + 1)								0	0	0	0	0	0	0	0	2 cycles	0	0	0	0	0	0	0	1	4 cycles	0	0	0	0	0	0	1	0	6 cycles	0	0	0	0	0	0	1	1	8 cycles	:	:	:	:	:	:	:	:	:	1	1	1	1	1	1	1	0	510 cycles	1	1	1	1	1	1	1	1	512 cycles	0	0	0	0	0	0	0	0	1 cycle	0	0	0	0	0	0	0	1	2 cycles	0	0	0	0	0	0	1	0	3 cycles	0	0	0	0	0	0	1	1	4 cycles	:	:	:	:	:	:	:	:	:	1	1	1	1	1	1	1	0	255 cycles	1	1	1	1	1	1	1	1	256 cycles	
0	0	0	0	0	0	0	0	2 cycles																																																																																																																														
0	0	0	0	0	0	0	1	4 cycles																																																																																																																														
0	0	0	0	0	0	1	0	6 cycles																																																																																																																														
0	0	0	0	0	0	1	1	8 cycles																																																																																																																														
:	:	:	:	:	:	:	:	:																																																																																																																														
1	1	1	1	1	1	1	0	510 cycles																																																																																																																														
1	1	1	1	1	1	1	1	512 cycles																																																																																																																														
0	0	0	0	0	0	0	0	1 cycle																																																																																																																														
0	0	0	0	0	0	0	1	2 cycles																																																																																																																														
0	0	0	0	0	0	1	0	3 cycles																																																																																																																														
0	0	0	0	0	0	1	1	4 cycles																																																																																																																														
:	:	:	:	:	:	:	:	:																																																																																																																														
1	1	1	1	1	1	1	0	255 cycles																																																																																																																														
1	1	1	1	1	1	1	1	256 cycles																																																																																																																														

PROFF	Pseudo-Random Number Disable Control
0	Pseudo-random number control is enabled.
1	Pseudo-random number control is disabled.
The PROFF bit disables the pseudo-random number control. A value of 1 or 0 is output per cycle to generate pseudo-random numbers (1-bit random number generation). When PROFF is 1, one cycle is added to the cycles specified by the PRMODE bits.	

<R>

SOFF	Jitter Disable Control
0	Applies jitter.
1	Does not apply jitter.
The SOFF bit sets whether to apply jitter to the sensor drive pulse to prevent synchronous noise. The output of the sensor drive pulse is selected from the base sensor drive pulse or the jittered sensor drive pulse.	

PRMODE[1:0]		Pseudo-Random Number Generation Cycle
0	0	255 cycles (When PROFF = 1: 256 cycles)
0	1	63 cycles (When PROFF = 1: 64 cycles)
1	0	31 cycles (When PROFF = 1: 32 cycles)
1	1	3 cycles (When PROFF = 1: 4 cycles)

PRRATIO[3:0]	Phase Shift Frequency
The PRRATIO[3:0] bits specify the phase shift frequency of the base clock using a pseudo-random number. These bits become a factor to determine the measurement period.	

30.2.5 CTSU measurement channel registers L and H (CTSUMCHL, CTSUMCHH)

The CTSUMCHL register can be accessed in 8-bit units (CTSUMCH1 as upper part and CTSUMCH0 as lower part).

The CTSUMCHH register can be accessed in 8-bit units (CTSUMFAF as lower part).

Figure 30 - 9 Format of CTSU Measurement Channel Registers L and H (CTSUMCHL, CTSUMCHH)

Address: F0508H, F050AH

After reset: 0000H, 3F3FH

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
CTSUMCHH	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	MCA3	MCA2	MCA1	MCA0
Symbol	15	14	13	12	11	10	9	8
CTSUMCHL	0	0	MCH1[5:0]					
	7	6	5	4	3	2	1	0
	0	0	MCH0[5:0]					
	MCAx	Multi-clock x Enable						
	0	Disabled						
	1	Enabled						
	The MCAx bit sets valid clock for measurement using SUCCLK with two or more frequencies. For measurement using three clocks, set three bits out of the four bits (MCA3 to MCA0) to 1. When making measurement using SUCCLK with two or more frequencies, this bit enables or disables the target clock. When measurement starts with two or more MCAx bits enabled, valid channels are scanned in ascending order from MCA0. After a pin has been measured, if the next valid clock is present, the same pin is measured. If there is no valid clock, measurement shifts to the next pin. The SUCCLK frequency is set by the CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, and CTSUSUCLK3 registers. The following shows the relationship between the MCAx bits and the CTSUSUCLK0 to CTSUSUCLK3 registers. • MCA0: Enables SUCCLK set by the CTSUSUCLK0.SUMULTI0[7:0] and CTSUSUCLK0.SUADJ0[7:0] bits • MCA1: Enables SUCCLK set by the CTSUSUCLK1.SUMULTI1[7:0] and CTSUSUCLK1.SUADJ1[7:0] bits • MCA2: Enables SUCCLK set by the CTSUSUCLK2.SUMULTI2[7:0] and CTSUSUCLK2.SUADJ2[7:0] bits • MCA3: Enables SUCCLK set by the CTSUSUCLK3.SUMULTI3[7:0] and CTSUSUCLK3.SUADJ3[7:0] bits							

MCH1[5:0]						Measurement Channel 1
- In single scan mode (CTSUCRAL.MD0 = 0), the MCH1[5:0] bits set the transmit channel to be measured. Do not set channels that are not to be measured using the CTSUCHACAH, CTSUCHACAL, CTSUCHACBH, or CTSUCHACBL register. If such channels are set, measurement is completed immediately after it starts. - In multi-scan mode (CTSUCRAL.MD0 = 1), the MCH0[5:0] bits indicate the value of the transmit channel that is being measured, and writing to these bits has no effect (cleared at the beginning of measurement).						
0	0	0	0	0	0	TS0
0	0	0	0	0	1	TS1
0	0	0	0	1	0	TS2
0	0	0	0	1	1	TS3
:	:	:	:	:	:	:
1	1	1	1	1	0	TS62
1	1	1	1	1	1	TS63
Do not modify these bits during measurement (CTSUCRAL.STRT = 1). Otherwise, operation is not guaranteed. When measurement is stopped, these bits become 111111B.						

<R>

MCH0[5:0]						Measurement Channel 0
- In single scan mode (CTSUCRAL.MD0 = 0), the MCH0[5:0] bits set the receive channel to be measured. Do not set channels that are not to be measured using the CTSUCHACAH, CTSUCHACAL, CTSUCHACBH, or CTSUCHACBL register. If such channels are set, measurement is completed immediately after it starts. - In multi-scan mode (CTSUCRAL.MD0 = 1), the MCH1[5:0] bits indicate the value of the receive channel that is being measured, and writing to these bits has no effect (cleared at the beginning of measurement).						
0	0	0	0	0	0	TS0
0	0	0	0	0	1	TS1
0	0	0	0	1	0	TS2
0	0	0	0	1	1	TS3
:	:	:	:	:	:	:
1	1	1	1	1	0	TS62
1	1	1	1	1	1	TS63
Do not modify these bits during measurement (CTSUCRAL.STRT = 1). Otherwise, operation is not guaranteed. When measurement is stopped, these bits become 111111B.						

30.2.6 CTSU channel enable control registers AL, AH, BL, and BH (CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)

The CTSUCHACAL register can be accessed in 8-bit units (CTSUCHAC1 as upper part and CTSUCHAC0 as lower part).

The CTSUCHACAH register can be accessed in 8-bit units (CTSUCHAC3 as upper part and CTSUCHAC2 as lower part).

The CTSUCHACBL register can be accessed in 8-bit units (CTSUCHAC5 as upper part and CTSUCHAC4 as lower part).

The CTSUCHACBH register can be accessed in 8-bit units (CTSUCHAC7 as upper part and CTSUCHAC6 as lower part).

Figure 30 - 10 Format of CTSU Channel Enable Control Registers AL, AH, BL, and BH
(CTSUCHACAL, CTSUCHACAH, CTSUCHACBL, CTSUCHACBH)

Address: F050CH, F050EH, F0510H, F0512H

After reset: 0000H, 0000H, 0000H, 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
CTSUCHACAH	CHAC31	CHAC30	CHAC29	CHAC28	CHAC27	CHAC26	CHAC25	CHAC24
	7	6	5	4	3	2	1	0
	CHAC23	CHAC22	CHAC21	CHAC20	CHAC19	CHAC18	CHAC17	CHAC16

Symbol	15	14	13	12	11	10	9	8
CTSUCHACAL	CHAC15	CHAC14	CHAC13	CHAC12	CHAC11	CHAC10	CHAC09	CHAC08
	7	6	5	4	3	2	1	0
	CHAC07	CHAC06	CHAC05	CHAC04	CHAC03	CHAC02	CHAC01	CHAC00

Symbol	15	14	13	12	11	10	9	8
CTSUCHACBH	CHAC63	CHAC62	CHAC61	CHAC60	CHAC59	CHAC58	CHAC57	CHAC56
	7	6	5	4	3	2	1	0
	CHAC55	CHAC54	CHAC53	CHAC52	CHAC51	CHAC50	CHAC49	CHAC48

Symbol	15	14	13	12	11	10	9	8
CTSUCHACBL	CHAC47	CHAC46	CHAC45	CHAC44	CHAC43	CHAC42	CHAC41	CHAC40
	7	6	5	4	3	2	1	0
	CHAC39	CHAC38	CHAC37	CHAC36	CHAC35	CHAC34	CHAC33	CHAC32

CHACx	Channel Enable Control
0	Do not measure pins.
1	Measure pins.
The CHACx bits set whether TSm pin measurement is required.	

Caution 1. CHAC63 to CHAC0 are used for setting measurement of TS63 to TS0 pins.

Write 0 to unassigned bits. These bits are read as 0.

Caution 2. Set the CHACx bits to 1 for transmit and receive pins whose electrostatic capacitance is to be measured.

Caution 3. Set the CTSUCHACAH, CTCsuchACAL, CTSUCHACBH, and CTSUCHACBL registers when CTSUCRAL.STRT is 0.

30.2.7 CTSU channel transmit/receive control registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)

The CTSUCHTRCAL register can be accessed in 8-bit units (CTSUCHTRC1 as upper part and CTSUCHTRC0 as lower part).

The CTSUCHTRCAH register can be accessed in 8-bit units (CTSUCHTRC3 as upper part and CTSUCHTRC2 as lower part).

The CTSUCHTRCBL register can be accessed in 8-bit units (CTSUCHTRC5 as upper part and CTSUCHTRC4 as lower part).

The CTSUCHTRCBH register can be accessed in 8-bit units (CTSUCHTRC7 as upper part and CTSUCHTRC6 as lower part).

Figure 30 - 11 Format of CTSU Channel Transmit/Receive Control Registers AL, AH, BL, and BH (CTSUCHTRCAL, CTSUCHTRCAH, CTSUCHTRCBL, CTSUCHTRCBH)

Address: F0514H, F0516H, F0518H, F051AH

After reset: 0000H, 0000H, 0000H, 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
CTSUCHTRCAH	CHTRC31	CHTRC30	CHTRC29	CHTRC28	CHTRC27	CHTRC26	CHTRC25	CHTRC24
	7	6	5	4	3	2	1	0
	CHTRC23	CHTRC22	CHTRC21	CHTRC20	CHTRC19	CHTRC18	CHTRC17	CHTRC16

Symbol	15	14	13	12	11	10	9	8
CTSUCHTRCAL	CHTRC15	CHTRC14	CHTRC13	CHTRC12	CHTRC11	CHTRC10	CHTRC09	CHTRC08
	7	6	5	4	3	2	1	0
	CHTRC07	CHTRC06	CHTRC05	CHTRC04	CHTRC03	CHTRC02	CHTRC01	CHTRC00

Symbol	15	14	13	12	11	10	9	8
CTSUCHTRCBH	CHTRC63	CHTRC62	CHTRC61	CHTRC60	CHTRC59	CHTRC58	CHTRC57	CHTRC56
	7	6	5	4	3	2	1	0
	CHTRC55	CHTRC54	CHTRC53	CHTRC52	CHTRC51	CHTRC50	CHTRC49	CHTRC48

Symbol	15	14	13	12	11	10	9	8
CTSUCHTRCBL	CHTRC47	CHTRC46	CHTRC45	CHTRC44	CHTRC43	CHTRC42	CHTRC41	CHTRC40
	7	6	5	4	3	2	1	0
	CHTRC39	CHTRC38	CHTRC37	CHTRC36	CHTRC35	CHTRC34	CHTRC33	CHTRC32

CHTRCx	Channel Transmit/Receive Control
0	Reception
1	Transmission
The CHTRCx bits assign the TSm pins to reception or transmission.	

Caution 1. CHTRC63 to CHTRC0 are used for setting transmit/receive control of TS63 to TS0 pins.
Write 0 to unassigned bits. These bits are read as 0.

Caution 2. The CHTRCx bits assign the TSm pins to reception or transmission.

When MD1 is set to 0, if one of these bits is set to 1 (transmission), the corresponding pin can be used for shield signal output.

However, when setting as a shield output, do not set two or more bits to 1.

Caution 3. Set the CHTRCx bits to 1 for transmit and receive pins whose electrostatic capacitance is to be measured.

Caution 4. Set the CTSUCHTRCAH, CTSUCHTRCAL, CTSUCHTRCBH, and CTSUCHTRCBL registers when CTSUCRAL.STRT is 0.

<R>

30.2.8 CTSU status register L (CTSUSRL)

The CTSUSRL register can be accessed in 8-bit units (CTSUST as upper part and CTSUST1 as lower part).

Figure 30 - 12 Format of CTSU Status Register L (CTSUSRL)

Address: F051CH

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
CTSUSRL	PS	SUCKOVF	SENSOVF	DTSR	0	STC[2:0]		
	7	6	5	4	3	2	1	0
	ICOMP0	ICOMP1	ICOMPRST	0	0	0	MFC[1:0]	

PS	Mutual Capacitance Measurement Status
0	First measurement
1	Second measurement
The PS bit indicates the measurement status in double-measurement (CTSUCRAL.MD1 = 1). This bit indicates whether the measurement is the first or second of double-measurement per channel. This bit is 0 when measurement is stopped or during single measurement (CTSUCRAL.MD1 = 0).	

SUCKOVF	SUCLK Counter Overflow
0	No overflow occurred.
1	An overflow occurred.
The SUCKOVF bit indicates whether the SUCLK counter has overflowed. When an overflow occurs, the result of measurement is read from the CTSUUC.UC[15:0] bits as FFFFH. Even if an overflow occurs, measurement processing continues for the set period. Occurrence of an overflow generates no interrupt. Therefore, read the measurement result of each channel after measurement is complete (after a measurement end interrupt is generated) to check an overflowed channel. This bit is cleared when 0 is written after 1 is read by software. This bit is also cleared by the CTSUCRAL.INIT bit.	

<R>

<R>

SENSOVF	Sensor Counter Overflow
0	No overflow occurred.
1	An overflow occurred.
The SENSOVF bit indicates whether the sensor counter has overflowed. When an overflow occurs, the result of measurement is read from the CTSUSC.SC[15:0] bits as FFFFH. Even if an overflow occurs, measurement processing continues for the set period. Occurrence of an overflow generates no interrupt. Therefore, read the measurement result of each channel after measurement is complete (after a measurement end interrupt is generated) to check an overflowed channel. This bit is cleared when 0 is written after 1 is read by software. This bit is also cleared by the CTSUCRAL.INIT bit.	

DTSR	Data Transfer Status
0	The measurement result has been read.
1	The measurement result has not been read.
The DTSR bit indicates whether the measurement result stored in the sensor counter has been read. This bit is set to 1 on completion of measurement and is cleared to 0 when the CTSUSC register is read by software or the DTC. This bit is also cleared by the CTSUCRAL.INIT bit.	

STC[2:0]			Measurement Status Counter
0	0	0	Status 0
0	0	1	Status 1
0	1	0	Status 2
0	1	1	Status 3
1	0	0	Status 4
1	0	1	Status 5
The STC[2:0] bits indicate the current measurement status.			

<R>

ICOMP0	Reference Resistance Comparison Result
0	Normal
1	Abnormal TSCAP voltage
TSCAP voltage error flag This bit is cleared to 0 when CTSUCRAL.PON is set to 0 or 1 is written to ICOMPRST. When the TSCAP voltage becomes abnormal, the sensor counters at that time are all cleared to 0.	

<R>

ICOMP1	Current Error
0	Normal
1	Abnormal current
Current error flag This bit is cleared to 0 when CTSUCRAL.PON is set to 0 or 1 is written to ICOMPRST.	
ICOMPRST	ICOMP0 and ICOMP1 Reset
Writing 1 to this bit resets the ICOMP1 and ICOMP0 flags.	

MFC[1:0]		Multi-clock Counter
0	0	Multi-clock 0
0	1	Multi-clock 1
1	0	Multi-clock 2
1	1	Multi-clock 3
The MFC[1:0] bits indicate the clock that is being measured during multi-clock measurement (CTSUCRAH.FCMODE = 1).		

30.2.9 CTSU sensor offset registers 0 and 1 (CTSUSO0, CTSUSO1)

Figure 30 - 13 Format of CTSU Sensor Offset Registers 0 and 1 (CTSUSO0, CTSUSO1)

Address: F0520H, F0522H

After reset: 0000H, 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
CTSUSO1	SDPA[7:0]							

7	6	5	4	3	2	1	0
SSDIV[3:0]				0	0	SNUM[7:6]	

Symbol	15	14	13	12	11	10	9	8
CTSUSO0	SNUM[5:0]						SO[9:8]	

7	6	5	4	3	2	1	0
SO[7:0]							

<R>

SDPA[7:0]								Sensor Driving Pulse Divisor Setting
When CTSUCRAH.SDPSEL = 0 The operating clock is divided to generate a base clock to be the source of sensor drive pulse. These bits are also available for setting the voltage stabilization time of the CTSU hardware macro.								
0	0	0	0	0	0	0	0	Operating clock divided by 2 ^{Note}
0	0	0	0	0	0	0	1	Operating clock divided by 4
0	0	0	0	0	0	1	0	Operating clock divided by 6
0	0	0	0	0	0	1	1	Operating clock divided by 8
:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	0	Operating clock divided by 510
1	1	1	1	1	1	1	1	Operating clock divided by 512
When CTSUCRAH.SDPSEL = 1 The SUCLK clock is divided to generate a sensor drive pulse.								
0	0	0	0	0	0	0	0	SUCLK divided by 1
0	0	0	0	0	0	0	1	SUCLK divided by 2
0	0	0	0	0	0	1	0	SUCLK divided by 3
0	0	0	0	0	0	1	1	SUCLK divided by 4
:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	0	SUCLK divided by 255
1	1	1	1	1	1	1	1	SUCLK divided by 256

SSDIV[3:0]				Spectrum Diffusion Sampling Cycle Control
The SSDIV[3:0] bits are valid only when CTSUCRAH.SDPSEL is 0. Sampling cycle (divided by 1 to 16) can be set for the jitter application function.				
0	0	0	0	Divided by 1
0	0	0	1	Divided by 2
:	:	:	:	:
1	1	1	0	Divided by 15
1	1	1	1	Divided by 16
The SSDIV[3:0] bits set the sampling cycle of the jitter application function. Set the sampling cycle to less than 1/4 of the sensor drive pulse cycle. Set these bits for the pin to be measured after an INTWR_N interrupt is generated.				

SNUM[7:0]	Measurement Count Setting
- When CTSUCRAH.SDPSEL = 0 The measurement count is set. The SNUM[7:0] bits specify how many times the base unit determined by the CTSUCRBL.PRRATIO[3:0] and CTSUCRBL.PRMODE[1:0] bits is repeated during the measurement period. Measurement count = (SNUM[5:0] + 1) × 2 Set the SNUM[7: 6] bits to 00B. - When CTSUCRAH.SDPSEL = 1 The measurement time is set. Measurement time = (STCLK cycles × 8) × (value of SNUM[7:0] bits + 1) Set these bits for the pin to be measured after an INTWR_N interrupt is generated.	

SO[9:0]	Sensor Offset Adjustment
The SO[9:0] bits adjust the input current offset of the sensor ICO. * The adjustment value varies with the CTSUCRAL.ATUNE[0] value. Set these bits for the pin to be measured after an INTWR_N interrupt is generated.	

Note When jitter application is disabled (CTSUCRB.SOFF bit = 1) in the mutual capacitance method, setting of SDPA[7:0] = 00000000B is prohibited.

After an INTWR_N interrupt is generated, write to the CTSUSO register, which causes a transition to Status 3. Therefore, when writing a value to the CTSUSO register, set all bits at a time.


30.2.10 CTSU sensor counter registers L and H (CTSUSC, CTSUUC)

Figure 30 - 14 Format of CTSU Sensor Counter Registers L and H (CTSUSC, CTSUUC)

Address: F0524H, F0526H

After reset: 0000H, 0000H

R/W: R



30.2.11 CTSU calibration registers L and H (CTSUDBGR0, CTSUDBGR1)

Figure 30 - 15 Format of CTSU Calibration Registers L and H (CTSUDBGR0, CTSUDBGR1)

Address: F0528H, F052AH

After reset: 0000H, 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
CTSUDBGR1	TXREV	CCOCALIB	CCOCLK	DACCLK	SUCARRY	SUMSEL	DACCARRY	DACMSEL
	7	6	5	4	3	2	1	0
	0	0	0	0	0	0	0	0

Symbol	15	14	13	12	11	10	9	8
CTSUDBGR0	0	0	0	0	DCOFF	0	IOC	CNTRDSEL
	7	6	5	4	3	2	1	0
	TSOC	SUCLKEN	CLKSEL0[1:0]	DRV	TSOD	TEST[1:0]		

TXREV	Transmit Pin Inverted Output
0	The pulse output from the transmit pin is not inverted.
1	The pulse output from the transmit pin is inverted.

<Single measurement (CTSUCRAL.MD1 = 0)>
0: Same phase of receive pin
1: Reverse phase of receive pin
<Double-measurement (CTSUCRAL.MD1 = 1)>
0: First: Same phase of receive pin; Second: Reverse phase of receive pin
1: First: Reverse phase of receive pin; Second: Same phase of receive pin
Set this bit to 0 for normal measurement (setting to 1 is assumed for debugging).

CCOCALIB	CCO Calibration Mode Select
MODE circuit state 0: Normal mode LDO current → SENS oscillator SSCNT current → SSCG oscillator 1: Oscillator calibration mode SSCNT current → SENS oscillator LDO current → SSCG oscillator The oscillator calibration mode is used when the external current is compared with the current DAC to correct the oscillator characteristics by software.	

CCOCLK	CCO Modulation Circuit Clock Select
0	The clock specified by the CTSUCRAL.CLK[1:0] bits
1	SUCLK

DACCLK	DAC Modulation Circuit Clock Select
0	The clock specified by the CTSUCRAL.CLK[1:0] bits
1	SUCLK

SUCARRY	CCO Carry Input (Usually Fixed to the Low Level)
0	A value of 32 is added to the input data.

<R>

SUMSEL	Current Oscillator Input Current Matrix Test
0	Normal operation
1	Current oscillator input current test mode
This bit controls the input current for the current oscillator.	

DACCARRY	DAC Upper Current Source Carry Input (Usually Fixed to the Low Level)
0	A value of 64 is added to the input data.

<R>

DACMSEL	Current Offset DAC Current Matrix Test
0	Normal operation
1	Current offset DAC current test mode
This bit controls the current for the current offset DAC.	

DCOFF	Down-Conversion Disable
0	Normal operation mode
1	Down-conversion disabled
The DCOFF bit disables conversion of the VDDSENS voltage (disables the Pch driver). The amplifier circuit of the converter operates as a comparator.	

IOC	Transmit Pin Control
The IOC bit selects the output level from the TS pin when the CTSUDBGR1.TSOD bit or the CTSUCRAL.DCMODE bit is set to 1. <When CTSUDBGR1.TSOD = 1> 0: Low level is output from the TS pin. 1: High level is output from the TS pin. <When CTSUCRAL.DCMODE = 1> 0: High level is output from the TS pin. 1: Low level is output from the TS pin. When the CTSUDBGR1.TSOD and CTSUCRAL.DCMODE bits are 0, this bit is ignored.	

CNTRDSEL	Sensor Counter Register Read Count Select
0	Transitions to the next state after single reading.
1	Transitions to the next state after reading twice.

TSOC	Calibration Setting 2
0	Electrostatic capacitance measurement mode
1	Calibration setting 2
The TSOC bit is used to set calibration of the CTSU. When measuring electrostatic capacitance, set this bit to 0.	

SUCLKEN	SUCLK Enable	
0	SUCLK is disabled.	
1	SUCLK is enabled.	

CLKSEL0[1:0]		Observation Clock Select 0
0	0	Low level is always output.
0	1	Sensor ICO clock (divided by 8)
1	0	Setting prohibited
1	1	SUCLK (divided by 8)
The CLKSEL0[1:0] bits select the clock to be observed from the three clocks that the CTSU hardware macro outputs.		

DRV	Calibration Setting 1
0	Electrostatic capacitance measurement mode
1	Calibration setting 1

The DRV bit is used to set calibration of the CTSU. When measuring electrostatic capacitance, set this bit to 0.

TSOD	TS Pin Fixed Output
0	Electrostatic capacitance measurement mode
1	TS pin fixed output (high- or low-level output)
The TSOD bit is used for calibration of the CTSU. When this bit is set to 1, the level specified by the CTSUDBG0.IOC bit is output from the TS pin.	

<R>

TEST[1:0]		Test Mode
0	0	Normal operation mode
0	1	Setting prohibited
1	0	Setting prohibited. Burn-in mode 1 (STRESS)
1	1	Setting prohibited
The TEST[1:0] bits control operating mode of the CTSU hardware macro.		
Burn-in mode 1 (STRESS) This mode is used to increase the reference voltage to stress the VDD system.		

30.2.12 CTSU sensor unit clock control registers AL, AH, BL, and BH (CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, CTSUSUCLK3)

Figure 30 - 16 Format of CTSU Sensor Unit Clock Control Registers AL, AH, BL, and BH
(CTSUSUCLK0, CTSUSUCLK1, CTSUSUCLK2, CTSUSUCLK3)

Address: F052CH, F052EH, F0530H, F0532H

After reset: 0000H, 0000H, 0000H, 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8																																																																																																			
CTSUSUCLK1	SUMULT1[7:0]																																																																																																										
	7	6	5	4	3	2	1	0																																																																																																			
	SUADJ1[7:0]																																																																																																										
Symbol	15	14	13	12	11	10	9	8																																																																																																			
CTSUSUCLK0	SUMULT0[7:0]																																																																																																										
	7	6	5	4	3	2	1	0																																																																																																			
	SUADJ0[7:0]																																																																																																										
Symbol	15	14	13	12	11	10	9	8																																																																																																			
CTSUSUCLK3	SUMULT3[7:0]																																																																																																										
	7	6	5	4	3	2	1	0																																																																																																			
	SUADJ3[7:0]																																																																																																										
Symbol	15	14	13	12	11	10	9	8																																																																																																			
CTSUSUCLK2	SUMULT2[7:0]																																																																																																										
	7	6	5	4	3	2	1	0																																																																																																			
	SUADJ2[7:0]																																																																																																										
<table><tr><td colspan="2">SUMULTIx[7:0]</td><td colspan="7">SUCLK Multiplication Rate Setting</td></tr><tr><td colspan="9">The SUMULTIx[7:0] bits set the multiplication rate of STCLK (assuming 0.5 MHz (divided fCLK)) to generate SUCLK.</td></tr><tr><td colspan="9">STCLK is compared with SUCLK divided by this setting. Based on the comparison result, SUADJn is updated. The target clock frequency is 32 MHz to 80 MHz.</td></tr><tr><td colspan="9"><table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>× 1</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>× 64</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>× 128</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>× 256</td></tr></table></td></tr></table>									SUMULTIx[7:0]		SUCLK Multiplication Rate Setting							The SUMULTIx[7:0] bits set the multiplication rate of STCLK (assuming 0.5 MHz (divided fCLK)) to generate SUCLK.									STCLK is compared with SUCLK divided by this setting. Based on the comparison result, SUADJn is updated. The target clock frequency is 32 MHz to 80 MHz.									<table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>× 1</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>× 64</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>× 128</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>× 256</td></tr></table>									0	0	0	0	0	0	0	0	× 1	:	:	:	:	:	:	:	:	:	0	0	1	1	1	1	1	1	× 64	:	:	:	:	:	:	:	:	:	0	1	1	1	1	1	1	1	× 128	:	:	:	:	:	:	:	:	:	1	1	1	1	1	1	1	1	× 256
SUMULTIx[7:0]		SUCLK Multiplication Rate Setting																																																																																																									
The SUMULTIx[7:0] bits set the multiplication rate of STCLK (assuming 0.5 MHz (divided fCLK)) to generate SUCLK.																																																																																																											
STCLK is compared with SUCLK divided by this setting. Based on the comparison result, SUADJn is updated. The target clock frequency is 32 MHz to 80 MHz.																																																																																																											
<table><tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>× 1</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>× 64</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>× 128</td></tr><tr><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td><td>:</td></tr><tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>× 256</td></tr></table>									0	0	0	0	0	0	0	0	× 1	:	:	:	:	:	:	:	:	:	0	0	1	1	1	1	1	1	× 64	:	:	:	:	:	:	:	:	:	0	1	1	1	1	1	1	1	× 128	:	:	:	:	:	:	:	:	:	1	1	1	1	1	1	1	1	× 256																																				
0	0	0	0	0	0	0	0	× 1																																																																																																			
:	:	:	:	:	:	:	:	:																																																																																																			
0	0	1	1	1	1	1	1	× 64																																																																																																			
:	:	:	:	:	:	:	:	:																																																																																																			
0	1	1	1	1	1	1	1	× 128																																																																																																			
:	:	:	:	:	:	:	:	:																																																																																																			
1	1	1	1	1	1	1	1	× 256																																																																																																			

SUADJx[7:0]	SUCLK Frequency Adjustment
The SUADJx[7:0] bits set the initial value of the SUCLK frequency. The drift is adjusted and the SUADJx[7:0] value is updated by the clock recovery function. The output frequency varies from the set value in each MCU. The SUCLK frequency is adjusted based on the register set value as an initial value and the register value is updated by the clock recovery control.	

30.2.13 CTSU trimming registers AL and AH (CTSUTRIM0, CTSUTRIM1)

The CTSUTRIM0 register can be accessed in 8-bit units (DACTRIM as upper part and RTRIM as lower part).

The CTSUTRIM1 register can be accessed in 8-bit units (TRESULT4 as upper part and SUADJD as lower part).

Figure 30 - 17 Format of CTSU Trimming Registers AL and AH (CTSUTRIM0, CTSUTRIM1)

Address: F0600H, F0602H

After reset: 0000H, 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
CTSUTRIM1	TRESULT4[7:0]							
	7	6	5	4	3	2	1	0
	SUADJD[7:0]							
Symbol	15	14	13	12	11	10	9	8
CTSUTRIM0	DACTRIM[7:0]							
	7	6	5	4	3	2	1	0
	RTRIM[7:0]							
TRESULT4[7:0]				Test Result 4				
The TRESULT4[7:0] bits store the coefficient of variation for the 120-kΩ reference load resistance. These bits are the initial value set at the factory. Do not modify these bits.								
SUADJD[7:0]				SUCLK Frequency Adjustment				
The SUADJD[7:0] bits hold the initial value for generating approx. 64 MHz, which is set at the factory. When FCMODE is 0, this set value is input to the digital oscillator. Do not modify this initial value set at the factory.								
DACTRIM[7:0]				Offset Current DAC Upper/Lower Matching Variation Adjustment				
The DACTRIM[7:0] bits adjust the upper/lower matching variation (coefficient of the lower current source) of the offset current DAC. These bits hold the initial value set at the factory. Do not modify this value.								
0	0	0	0	0	0	0	0	× 0.0
:	:	:	:	:	:	:	:	:
0	1	1	0	0	0	0	0	× 0.875
:	:	:	:	:	:	:	:	:
1	0	0	0	0	0	0	0	× 1.0
:	:	:	:	:	:	:	:	:
1	0	0	1	0	0	0	0	× 1.125
:	:	:	:	:	:	:	:	:
1	0	1	0	0	0	1	1	× 1.273
Other than above: Setting prohibited								

RTRIM[7:0]								Reference Resistance Adjustment
The RTRIM[7:0] bits adjust the reference resistance value. These bits hold the initial value set at the factory. Do not modify this value..								
RTRIM[7:0]								Resistance value
0	0	0	0	0	0	0	0	Low
:	:	:	:	:	:	:	:	:
1	1	1	1	1	1	1	1	High

30.2.14 CTSU trimming registers BL and BH (CTSUTRIM2, CTSUTRIM3)

The CTSUTRIM2 register can be accessed in 8-bit units (TRESULT1 as upper part and TRESULT0 as lower part).


The CTSUTRIM3 register can be accessed in 8-bit units (TRESULT3 as upper part and TRESULT2 as lower part).

Figure 30 - 18 Format of CTSU Trimming Registers BL and BH (CTSUTRIM2, CTSUTRIM3)

Address: F0604H, F0606H

After reset: 0000H, 0000H


R/W: R/W



CHAPTER 31 REGULATOR

31.1 Overview

The RL78/G23 incorporates a circuit for constant voltage operation. To stabilize the output voltage from the regulator, connect the REGC pin to Vss via a capacitor (0.47 to 1 μ F). Use a capacitor with good characteristics, since it is for stabilizing the internal voltage.



Caution The length of the wiring within the broken lines in the above figure should be as short as possible.

The regulator outputs a 1.5-V voltage.

CHAPTER 32 OPTION BYTES

32.1 Functions of Option Bytes

Addresses 000C0H to 000C3H of the flash memory of the RL78/G23 form an option byte area.

Option bytes consist of user option bytes (000C0H to 000C2H) and on-chip debug option byte (000C3H).

Upon power application or resetting and starting, an option byte is automatically referenced and a specified function is set. When using the product, be sure to set the following functions by using the option bytes.

For the bits to which no function is allocated, do not change their initial values.

To use the boot swap operation during self-programming, 000C0H to 000C3H are replaced by 040C0H to 040C3H.

Therefore, set the same values as 000C0H to 000C3H to 040C0H to 040C3H.

Caution The option bytes should always be set regardless of whether each function is used.

32.1.1 User option bytes (000C0H to 000C2H or 040C0H to 040C2H)

(1) 000C0H or 040C0H

- Setting of watchdog timer operation
 - Enabling or disabling of counter operation
 - Enabling or stopping of counter operation in the HALT or STOP mode
- Setting of overflow time of watchdog timer
- Setting of window open period of watchdog timer
- Setting of interval interrupt of watchdog timer
 - Interval interrupt is used or not used

Caution When boot swapping is to be used, 000C0H is replaced with 040C0H. Therefore, set the same value as the setting in 000C0H in 040C0H.

(2) 000C1H or 040C1H

- Setting of LVD0 operation mode
 - Reset mode
 - Interrupt mode
 - LVD0 off (by controlling the externally input reset signal on the $\overline{\text{RESET}}$ pin)
- Setting of LVD0 detection level (VLVD0)

Caution 1. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 37.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 040C2H).

Caution 2. When boot swapping is to be used, 000C1H is replaced with 040C1H. Therefore, set the same value as the setting in 000C1H in 040C1H.

(3) 000C2H or 040C2H

- Setting of flash operation mode

Make the setting depending on the main system clock frequency (fMAIN) and power supply voltage (VDD) to be used.

- LS (low-speed main) mode
 - HS (high-speed main) mode
 - LP (low-power main) mode
- Setting of the frequency of the high-speed on-chip oscillator
 - Select from 1 MHz to 32 MHz.

Caution When boot swapping is to be used, 000C2H is replaced with 040C2H. Therefore, set the same value as the setting in 000C2H in 040C2H.

32.1.2 On-chip debug option byte (000C3H or 040C3H)

- Control of on-chip debug operation
 - On-chip debug operation is disabled or enabled.
- Handling of data of flash memory in case of failure in on-chip debug security ID authentication
 - Data of flash memory is erased or not erased in case of failure in on-chip debug security ID authentication.

Caution When boot swapping is to be used, 000C3H is replaced with 040C3H. Therefore, set the same value as the setting in 000C3H in 040C3H.

32.2 Format of User Option Bytes

Figure 32 - 1 Format of User Option Byte (000C0H or 040C0H)

Address: 000C0H or 040C0H^{Note 1}

Symbol	7	6	5	4	3	2	1	0
	WDTINT	WINDOW1	WINDOW0	WDTON	WDCS2	WDCS1	WDCS0	WDSTBYON

WDTINT	Use of interval interrupt of watchdog timer
0	Interval interrupt is not used.
1	Interval interrupt is generated when 75% of the overflow time + 1/2 f _{IL} is reached.

WINDOW1	WINDOW0	Watchdog timer window open period ^{Note 2}
0	0	Setting prohibited
0	1	50%
1	0	Setting prohibited
1	1	100%

WDTON	Operation control of watchdog timer counter
0	Counter operation disabled (counting stopped after reset)
1	Counter operation enabled (counting started after reset)

WDCS2	WDCS1	WDCS0	Watchdog timer overflow time (f _{IL} = 37.683 kHz (max.))
0	0	0	2 ⁷ /f _{IL} (3.39 ms)
0	0	1	2 ⁸ /f _{IL} (6.79 ms)
0	1	0	2 ⁹ /f _{IL} (13.58 ms)
0	1	1	2 ¹⁰ /f _{IL} (27.17 ms)
1	0	0	2 ¹² /f _{IL} (108.69 ms)
1	0	1	2 ¹⁴ /f _{IL} (434.78 ms)
1	1	0	2 ¹⁵ /f _{IL} (869.56 ms)
1	1	1	2 ¹⁷ /f _{IL} (3478.26 ms)

WDSTBYON	Operation control of watchdog timer counter (HALT/STOP mode)
0	Counter operation stopped in HALT/STOP mode ^{Note 2}
1	Counter operation enabled in HALT/STOP mode

Note 1. When boot swapping is to be used, 000C0H is replaced with 040C0H. Therefore, set the same value as the setting in 000C0H in 040C0H.

Note 2. The window open period is 100% when WDSTBYON = 0, regardless of the value of the WINDOW1 and WINDOW0 bits.

Figure 32 - 2 Format of User Option Byte (000C1H or 040C1H) (1/3)

Address: 000C1H or 040C1H^{Note}

Symbol	7	6	5	4	3	2	1	0
	LVD0EN	LVD0SEL	1	1	1	LVD0V2	LVD0V1	LVD0V0

• LVD0 setting (reset mode)

Detection Voltage		Option Byte Setting Value				
VLVD0		LVD0EN	Mode setting	LVD0V2	LVD0V1	LVD0V0
Rising edge	Falling edge		LVD0SEL			
1.69 V	1.65 V	1	1	1	1	1
1.90 V	1.86 V			1	1	0
2.38 V	2.33 V			1	0	1
2.67 V	2.62 V			1	0	0
2.97 V	2.91 V			0	1	1
3.96 V	3.88 V			0	1	0
—		Settings other than the above are prohibited.				

Note When boot swapping is to be used, 000C1H is replaced with 040C1H. Therefore, set the same value as the setting in 000C1H in 040C1H.

Caution Be sure to set bits 5 to 3 to 1.

Remark 1. For details on the LVD0 circuit, see **CHAPTER 26 VOLTAGE DETECTOR (LVD)**.

Remark 2. The detection voltage is a typical value. For details, see **37.6.6 LVD circuit characteristics**.

Figure 32 - 3 Format of User Option Byte (000C1H or 040C1H) (2/3)

Address: 000C1H or 040C1H^{Note}

Symbol	7	6	5	4	3	2	1	0
	LVD0EN	LVD0SEL	1	1	1	LVD0V2	LVD0V1	LVD0V0

• LVD0 setting (interrupt mode)

Detection Voltage		Option Byte Setting Value				
VLVD0		LVD0EN	Mode setting	LVD0V2	LVD0V1	LVD0V0
Rising edge	Falling edge		LVD0SEL			
1.69 V	1.65 V	1	0	1	1	1
1.90 V	1.86 V			1	1	0
2.38 V	2.33 V			1	0	1
2.67 V	2.62 V			1	0	0
2.97 V	2.91 V			0	1	1
3.96 V	3.88 V			0	1	0
—		Settings other than the above are prohibited.				

Note When boot swapping is to be used, 000C1H is replaced with 040C1H. Therefore, set the same value as the setting in 000C1H in 040C1H.

Caution Be sure to set bits 5 to 3 to 1.

Remark 1. For details on the LVD0 circuit, see **CHAPTER 26 VOLTAGE DETECTOR (LVD)**.

Remark 2. The detection voltage is a typical value. For details, see **37.6.6 LVD circuit characteristics**.

Figure 32 - 4 Format of User Option Byte (000C1H or 040C1H) (3/3)

Address: 000C1H or 040C1H^{Note}

Symbol	7	6	5	4	3	2	1	0
	LVD0EN	LVD0SEL	1	1	1	LVD0V2	LVD0V1	LVD0V0

• LVD0 off setting (external reset input from the RESET pin is used)

Detection Voltage		Option Byte Setting Value					
VLVD0		LVD0EN	Mode setting	LVD0V2	LVD0V1	LVD0V0	
Rising edge	Falling edge		LVD0SEL				
—	—	0	x	x	x	x	
—		Settings other than the above are prohibited.					

Note When boot swapping is to be used, 000C1H is replaced with 040C1H. Therefore, set the same value as the setting in 000C1H in 040C1H.

Caution 1. Be sure to set bits 5 to 3 to 1.

Caution 2. After power is supplied, the reset state must be retained until the operating voltage becomes in the range defined in 37.4 AC Characteristics. This is done by utilizing the voltage detection circuit or controlling the externally input reset signal. After the power supply is turned off, this LSI should be placed in the STOP mode, or placed in the reset state by utilizing the voltage detection circuit or controlling the externally input reset signal, before the voltage falls below the operating range. The range of operating voltage varies with the setting of the user option byte (000C2H or 040C2H).

Remark 1. x: Don't care.

Remark 2. For details on the LVD0 circuit, see CHAPTER 26 VOLTAGE DETECTOR (LVD).

Remark 3. The detection voltage is a typical value. For details, see 37.6.6 LVD circuit characteristics.

Figure 32 - 5 Format of User Option Byte (000C2H or 040C2H)

Address: 000C2H or 040C2H^{Note}

Symbol	7	6	5	4	3	2	1	0
	CMODE1	CMODE0	1	0	FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0

Value of the Option Byte (000C2H)		Flash Operation Mode	Operating Frequency Range	Operating Voltage Range
CMODE1	CMODE0			
0	1	LP (low-power main) mode	1 MHz to 2 MHz	1.6 V to 5.5 V
1	0	LS (low-speed main) mode	1 MHz to 2 MHz	1.6 V to 5.5 V
			1 MHz to 4 MHz (Rewriting of flash memory is not possible.)	
			1 MHz to 24 MHz	1.8 V to 5.5 V
1	1	HS (high-speed main) mode	1 MHz to 2 MHz	1.6 V to 5.5 V
			1 MHz to 4 MHz (Rewriting of flash memory is not possible.)	
			1 MHz to 32 MHz	1.8 V to 5.5 V
Other than above		Setting prohibited		

FRQSEL3	FRQSEL2	FRQSEL1	FRQSEL0	Frequency of the High-speed On-chip Oscillator Clock
1	0	0	0	32 MHz
0	0	0	0	24 MHz
1	0	0	1	16 MHz
0	0	0	1	12 MHz
1	0	1	0	8 MHz
0	0	1	0	6 MHz
1	0	1	1	4 MHz
0	0	1	1	3 MHz
1	1	0	0	2 MHz
1	1	0	1	1 MHz
Other than above				Setting prohibited

Note When boot swapping is to be used, 000C2H is replaced with 040C2H. Therefore, set the same value as the setting in 000C2H in 040C2H.

Caution 1. Be sure to set bits 5 and 4 to 10B.

Caution 2. The operating frequency range and operating voltage range vary depending on the flash operation mode. For details, see 37.4 AC Characteristics.

32.3 Format of On-chip Debug Option Byte

The format of on-chip debug option byte is shown below.

Figure 32 - 6 Format of On-chip Debug Option Byte (000C3H or 040C3H)

Address: 000C3H or 040C3H **Note**

Symbol	7	6	5	4	3	2	1	0
	OCDENSET	0	0	0	0	1	0	OCDERSD

OCDENSET	OCDERSD	Control of on-chip debug operation
0	0	Disables on-chip debugging.
0	1	Setting prohibited
1	0	Enables on-chip debugging. Erases data of flash memory in case of failures in authenticating on-chip debug security ID.
1	1	Enables on-chip debugging. Does not erase data of flash memory in case of failures in authenticating on-chip debug security ID.

Note When boot swapping is to be used, 000C3H is replaced with 040C3H. Therefore, set the same value as the setting in 000C3H in 040C3H.

Caution Only bits 7 and 0 (OCDENSET and OCDERSD) are specifiable.
Be sure to set bits 6 to 1 to 000010B.

Remark The use of on-chip debugging changes the values of bits 3 to 1. Accordingly, the values after such settings are made become undefined. However, note that when setting the option byte, be sure to set bits 3 to 1 to their default values (0, 1, and 0).

32.4 Setting of Option Bytes

The user option bytes and on-chip debug option byte can also be set by using linker options instead of statements in the source code. In such cases, the settings made by using linker options are given priority over the statements in the source code as shown below.

An example of the statements in relation to the option byte settings in software is shown below.

.CSEG	OPT_BYTE	
.DB	0x36	; Does not use the interval interrupt of the watchdog timer. ; Enables watchdog timer operation. ; The window open period of the watchdog timer is 50%. ; The overflow time of the watchdog timer is $2^{10}/f_{IL}$. ; Stops watchdog timer operation during HALT/STOP mode.
.DB	0xBF	; Selects VLVD0 as 1.69 V on rising edges and 1.65 V on falling edges. ; Select the interrupt mode as the LVD0 operation mode.
.DB	0x6D	; Select the LP (low-power main) mode as the flash operation mode and 1 MHz ; as the frequency of the high-speed on-chip oscillator clock.
.DB	0x85	; Enables on-chip debug operation, does not erase flash memory data when ; security ID authentication fails.


When boot swapping is to be used during self-programming, 000C0H to 000C3H are replaced with 040C0H to 040C3H. Therefore, set the same values as the settings in 000C0H to 000C3H in 040C0H to 040C3H as shown below.

OPT2	.CSEG	AT	0x040C0
	.DB		0x36 ; Does not use the interval interrupt of the watchdog timer. ; Enables watchdog timer operation. ; The window open period of the watchdog timer is 50%. ; The overflow time of the watchdog timer is $2^{10}/f_{IL}$. ; Stops watchdog timer operation during HALT/STOP mode.
	.DB		0xBF ; Selects VLVD0 as 1.69 V on rising edges and 1.65 V on falling edges. ; Select the interrupt mode as the LVD0 operation mode.
	.DB		0x6D ; Select the LP (low-power main) mode as the flash operation mode and 1 MHz ; as the frequency of the high-speed on-chip oscillator clock.
	.DB		0x85 ; Enables on-chip debug operation, does not erase flash memory data when ; security ID authentication fails.

Caution To specify the option byte by using assembly language, use OPT_BYTE as the relocation attribute name of the CSEG pseudo instruction. To specify 040C0H to 040C3H for use as the option bytes in the case of boot swapping, use the relocation attribute AT to specify absolute addresses.

CHAPTER 33 FLASH MEMORY

The RL78 microcontroller incorporates the flash memory to which a program can be written, erased, and overwritten while mounted on the board. The flash memory includes the “code flash memory”, in which programs can be executed, and the “data flash memory”, an area for storing data.



The following methods for programming the flash memory are available.

The code flash memory can be rewritten through serial programming using a flash memory programmer or an external device (UART communication), or through self-programming.

- Serial Programming Using Flash Memory Programmer (see **33.1.**)
Data can be written to the flash memory on-board or off-board by using a dedicated flash memory programmer.
- Serial Programming Using External Device (that Incorporates UART) (see **33.2.**)
Data can be written to the flash memory on-board through UART communication with an external device (microcontroller or ASIC).
- Self-Programming (see **33.6.**)
The user application can execute self-programming of the code flash memory by using the flash self-programming code.

Caution When rewriting the flash memory, stop the middle-speed on-chip oscillator (MIOEN = 0) and select the high-speed on-chip oscillator (MCM1 = 0) as the main on-chip oscillator clock (foco). Do not change the flash operation mode register (FLMODE).

<R>

The data flash memory can be rewritten to by using the Renesas flash driver during user program execution (background operation). For access and writing to the data flash memory, see **33.6 Self-Programming** and **33.8 Data Flash Memory**.

The code flash memory and the data flash memory have a function to protect them from writing. For details, see **27.3.3 Flash memory guard function**.

33.1 Serial Programming Using Flash Memory Programmer

The following dedicated flash memory programmer can be used to write data to the internal flash memory of the RL78 microcontroller.

- PG-FP6
- E2 or E2 Lite on-chip debugging emulator

Data can be written to the flash memory on-board or off-board, by using a dedicated flash memory programmer.

(1) On-board programming

The contents of the flash memory can be rewritten after the RL78 microcontroller has been mounted on the target system. Mount a connector for the dedicated flash memory programmer on the target system.

(2) Off-board programming

Data can be written to the flash memory with a dedicated program adapter before the RL78 microcontroller is mounted on the target system.

Table 33 - 1 Wiring between RL78/G23 and Dedicated Flash Memory Programmer

Pin Configuration of Dedicated Flash Memory Programmer				Pin Name	Pin No.						
					30-pin	32-pin	36-pin	40-pin	44-pin	48-pin	52-pin
Signal Name		I/O	Pin Function		LSSOP (300 mil)	HWQFN (5 × 5) LQFP (7 × 7)	WFLGA (4 × 4)	HWQFN (6 × 6)	LQFP (10 × 10)	LFQFP (7 × 7) HWQFN (7 × 7)	LQFP (10 × 10)
PG-FP6	E2 or E2 Lite On-Chip Debugging Emulator			TOOL0	Transmit/ receive signal	TOOL0/ P40	5	1	F6	1	2
SI/RxD	—	I/O	Reset signal	RESET	6	2	E5	2	3	40	5
—	RESET	Output		/RESET	—	Output					
Vcc	VDD	I/O	VDD voltage generation/ power monitoring	VDD	12	8	B6	10	11	48	13
GND		—	Ground	Vss	11	7	C5	9	10	47	12
				REGC Note	10	6	D5	8	9	46	11
FLMD1	EMVDD	—	Driving power for TOOL0 pin	VDD	12	8	B6	10	11	48	13

Pin Configuration of Dedicated Flash Memory Programmer				Pin Name	Pin No.					
					64-pin	64-pin	80-pin	100-pin	100-pin	128-pin
Signal Name		I/O	Pin Function		LQFP (12 × 12) LFQFP (10 × 10)	WFLGA (5 × 5)	LQFP (14 × 14) LFQFP (12 × 12)	LFQFP (14 × 14)	LQFP (14 × 20)	LFQFP (14 × 20)
PG-FP6	E2 or E2 Lite On-Chip Debugging Emulator									
—	TOOL0	I/O	Transmit/ receive signal	TOOL0/ P40	5	D6	9	12	89	22
SI/RxD	—	I/O								
—	<u>RESET</u>	Output	Reset signal	<u>RESET</u>	6	E7	10	13	90	26
/RESET	—	Output								
Vcc	VDD	I/O	VDD voltage generation/ power monitoring	VDD	15	B7	19	22	99	35
GND		—	Ground	Vss	13	C7	17	20	97	33
				EVss	14	B8	18	21, 43	98, 20	34, 56
				REGC Note	12	D7	16	19	96	32
FLMD1	EMVDD	—	Driving power for TOOL0 pin	EVDD	16	A8	20	23, 53	100, 30	36, 57


Note Connect the REGC pin to ground via a capacitor (0.47 to 1 μF).

Remark Pins that are not indicated in the above table can be left open when using the flash memory programmer for flash programming.

33.1.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 33 - 1 Environment for Writing Program to Flash Memory



Note Only present in 64, 80, 100, and 128-pin products.

A host machine that controls the dedicated flash memory programmer is necessary.


To interface between the dedicated flash memory programmer and the RL78 microcontroller, the TOOL0 pin is used for manipulation such as writing and erasure via a dedicated single-line UART.

33.1.2 Communication mode

Communication between the dedicated flash memory programmer and the RL78 microcontroller is established by serial communication using the TOOL0 pin via a dedicated single-line UART of the RL78 microcontroller.

Transfer rate: 1 Mbps, 500 kbps, 250 kbps, 115.2 kbps

Figure 33 - 2 Communication with Dedicated Flash Memory Programmer



- Note 1.** The signal name for the PG-FP6 is VCC.
- Note 2.** When using E2 or E2 Lite on-chip debugging emulator.
- Note 3.** When using PG-FP6.
- Note 4.** Only present in 64, 80, 100, and 128-pin products.
- Note 5.** Connect the REGC pin to ground via a capacitor (0.47 to 1 μ F).

The dedicated flash memory programmer generates the following signals for the RL78 microcontroller. See the manual for the PG-FP6 or, E2 or E2 Lite on-chip debugging emulator for details.

Table 33 - 2 Pin Connection

Dedicated Flash Memory Programmer			RL78 Microcontroller	
Signal Name		I/O	Pin Function	Pin Name Note 1
PG-FP6	E2 or E2 Lite On-Chip Debugging Emulator			
VCC	VDD	I/O	VDD voltage generation/power monitoring	VDD
GND		—	Ground	Vss, EVss, REGC Note 2
FLMD1	EMVDD	—	Driving power for TOOL0 pin	VDD, EVDD
/RESET	—	Output	Reset signal	$\overline{\text{RESET}}$
—	$\overline{\text{RESET}}$	Output		
—	TOOL0	I/O	Transmit/receive signal	TOOL0
SI/RxD	—	I/O	Transmit/receive signal	

Note 1. Pins to be connected differ with the product. For details, see **Table 33 - 1**.

Note 2. Connect the REGC pin to ground via a capacitor (0.47 to 1 μF).

33.2 Serial Programming Using External Device (that Incorporates UART)

On-board data writing to the internal flash memory is possible by using the RL78 microcontroller and an external device (a microcontroller or ASIC) connected to a UART.


<R>

On the development of flash memory programmer by user, refer to the RL78 Microcontrollers (RL78 Protocol C) Serial Programming Edition Application Note (R01AN5756).

33.2.1 Programming environment

The environment required for writing a program to the flash memory of the RL78 microcontroller is illustrated below.

Figure 33 - 3 Environment for Writing Program to Flash Memory



Note Only present in 64, 80, 100, and 128-pin products.


Processing to write data to or delete data from the RL78 microcontroller by using an external device is performed on-board. Off-board writing is not possible.

33.2.2 Communication mode

Communication between the external device and the RL78 microcontroller is established by serial communication using the TOOLTxD and TOOLRxD pins via the dedicated UART of the RL78 microcontroller.

Transfer rate: 1 Mbps, 500 kbps, 250 kbps, 115.2 kbps

Figure 33 - 4 Communication with External Device



Note 1. Only present in 64, 80, 100, and 128-pin products.

Note 2. Connect the REGC pin to ground via a capacitor (0.47 to 1 μ F).

The external device generates the following signals for the RL78 microcontroller.

Table 33 - 3 Pin Connection

External Device			RL78 Microcontroller
Signal Name	I/O	Pin Function	Pin Name
VDD	I/O	VDD voltage generation/power monitoring	VDD, EVDD ^{Note 1}
GND	—	Ground	VSS, REGC ^{Note 2} , EVSS ^{Note 1}
RESETOUT	Output	Reset signal output	RESET
RxD	Input	Receive signal	TOOLTxD
TxD	Output	Transmit signal	TOOLRxD
PORT	Output	Mode signal	TOOL0

Note 1. Only present in 64, 80, 100, and 128-pin products.

Note 2. Connect the REGC pin to ground via a capacitor (0.47 to 1 μ F).

33.3 Connection of Pins on Board

To write to the flash memory on board by using a flash memory programmer, mount a connector for the dedicated flash memory programmer on the target system. In addition, include a function for mode switching from normal operation to flash memory programming in the board design.

Entry to flash memory programming mode places all pins that are not to be used in programming the flash memory in the same states as those immediately after a reset. If the given states do not suit the operation of external devices, apply appropriate handling to the pins.

Remark For details on flash memory programming mode, refer to **33.4.2 Flash memory programming mode**.

33.3.1 P40/TOOL0 pin

In the flash memory programming mode, connect this pin to the dedicated flash memory programmer via an external 1-k Ω pull-up resistor.

When this pin is used as the port pin, use that by the following method.

When used as an input pin: Input of the low level is prohibited for t_{HD} period after external reset release. However, when this pin is used via a pull-down resistor, use a resistor with a value of 500 k Ω or more.

When used as an output pin: When this pin is used via pull-down resistors, use the 500 k Ω or more resistors.

Remark 1. t_{HD} : This is the time over which the TOOL0 pin must be kept at the low level following the end of the external and internal resets for setting of the flash memory programming mode (see **37.10 Timing of Entry to Flash Memory Programming Modes**).


Remark 2. The SAU and IICA pins are not used for communication between the RL78 microcontroller and dedicated flash memory programmer, because single-line UART (TOOL0 pin) is used.

33.3.2 $\overline{\text{RESET}}$ pin

Signal conflict will occur if the reset signal of the dedicated flash memory programmer and external device are connected to the $\overline{\text{RESET}}$ pin that is connected to the reset signal generator on the board. To prevent this conflict, isolate the connection with the reset signal generator.

The flash memory will not be correctly programmed if the reset signal is input from the user system while the flash memory programming mode is set. Do not input any signal other than the reset signal of the dedicated flash memory programmer and external device.

Figure 33 - 5 Signal Conflict ($\overline{\text{RESET}}$ Pin)



33.3.3 Port pins

Entry to flash memory programming mode places all pins that are not to be used in programming the flash memory in the same states as those immediately after a reset. If the given states of the port pins do not suit the operation of external devices that are connected to individual port pins, apply appropriate handling to the pins such as connection to VDD or VSS via resistors.

33.3.4 REGC pin

Connect the REGC pin to GND via a capacitor having excellent characteristics (0.47 to 1 μF) in the same manner as during normal operation. Also, use a capacitor with good characteristics, since it is used to stabilize internal voltage.

33.3.5 X1 and X2 pins

Connect X1 and X2 in the same states as in the normal operation mode.

Remark In the flash memory programming mode, the high-speed on-chip oscillator clock (f_{IH}) is used.

33.3.6 Power supply

To use the supply voltage output of the flash memory programmer, connect the VDD pin to VDD^{Note} of the flash memory programmer, and the VSS pin to GND of the flash memory programmer.

To use the on-board supply voltage, connect the power supply in the same manner as during normal operation. However, when writing to the flash memory by using the flash memory programmer and using the on-board supply voltage, be sure to connect the VDD and VSS pins to VDD^{Note} and GND of the flash memory programmer to use the power monitor function by the flash memory programmer.


Note The signal name for the PG-FP6 is Vcc.

33.4 Programming Method

33.4.1 Serial programming procedure

The following figure illustrates a flow for rewriting the code flash memory through serial programming.

Figure 33 - 6 Code Flash Memory Manipulation Procedure



33.4.2 Flash memory programming mode

To rewrite the contents of the code flash memory through serial programming, specify the flash memory programming mode. The following describes how to enter the flash memory programming mode.

<For serial programming by using the dedicated flash memory programmer>

Connect the RL78 microcontroller to a dedicated flash memory programmer. Starting communications with the dedicated flash memory programmer automatically places the RL78 LSI chip in the flash memory programming mode.


<For serial programming by using an external device (UART communication)>

<R> Set the TOOL0 pin to the low level, and then cancel the reset (see **Table 33 - 4**). After that, enter flash memory programming mode according to steps <1> to <4> shown in **Figure 33 - 7**. For details, refer to the **RL78 microcontrollers (RL78 Protocol C) Serial Programming Edition Application Note (R01AN5756)**.

Table 33 - 4 Relationship between the TOOL0 Pin and Operation Mode after Release from the Reset State

TOOL0	Operation Mode
EVDD	Normal operation mode
0 V	Flash memory programming mode

Figure 33 - 7 Entry to Flash Memory Programming Mode



<1> The low level is input to the TOOL0 pin.

<2> The external reset is de-asserted (release from a POR or LVD reset must precede this).

<3> The TOOL0 pin is set to the high level.

<4> The bit rate setting is based on the UART reception.

- Remark**
- tSUNIT: The section is the up to 100 ms from the end of the external reset within which specifying the initial communications settings must be finished.
 - tSU: This is the time from the TOOL0 pin being placed at the low level until the end of the external reset.
 - tHD: This is the time over which the TOOL0 pin must be kept at the low level following the end of the external and internal resets (excluding the processing time of the firmware to control the flash memory).

For details, see **37.10 Timing of Entry to Flash Memory Programming Modes**.

33.4.3 Selecting communication mode

The communication modes of the RL78 microcontroller are shown in the table below.

Table 33 - 5 Communication Modes

Communication Mode	Standard Setting ^{Note 1}				Pins Used
	Port	Speed ^{Note 2}	Frequency	Multiply Rate	
Single-line UART (when flash memory programmer is used, or when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	—	—	TOOL0
Dedicated UART (when external device is used)	UART	115200 bps, 250000 bps, 500000 bps, 1 Mbps	—	—	TOOLTxD, TOOLRxD

Note 1. Selection items for Standard settings on GUI of the flash memory programmer.

Note 2. Because factors other than the baud rate error, such as the signal waveform slew, also affect UART communication, thoroughly evaluate the slew as well as the baud rate error.

33.4.4 Communication commands

The RL78 microcontroller executes serial programming through the commands listed in **Table 33 - 6**.

<R>

The signals sent from the dedicated flash memory programmer or external device to the RL78 microcontroller are called commands, and programming functions corresponding to the commands are executed. For details, refer to the **RL78 Microcontrollers (RL78 Protocol C) Serial Programming Edition Application Note (R01AN5756)**.

Table 33 - 6 Flash Memory Control Commands

Classification	Command Name	Function
Verification	Verify	Compares the contents of a specified area of the flash memory with data transmitted from the programmer.
Erasure	Block Erase	Erases a specified area in the flash memory.
Blank checking	Block Blank Check	Checks if a specified block in the flash memory has been correctly erased
Writing	Programming	Writes data to a specified area in the flash memory ^{Note} .
Getting information	Silicon Signature	Gets the RL78 microcontroller information (such as the device name, flash memory configuration, and programming firmware version).
	Checksum	Gets the checksum data for a specified area.
Security	Security Set	Sets security information.
	Security Get	Gets security information.
	Security Release	Release setting of prohibition of writing.
Others	Reset	Used to detect the state of synchronization during communications.
	Baud Rate Set	Sets baud rate when UART communication mode is selected.

Note Confirm that no data have been written to the write area. If data in the area has not been erased, do not attempt further writing of data because data cannot be erased after the setting to prohibit block erasure has been made.

Product information (such as device name and firmware version) can be obtained by executing the “Silicon Signature” command.

Tables 33 - 7 and **33 - 8** show signature data list and example of signature data list.

Table 33 - 7 Signature Data List

Field name	Description	Number of bytes of transmit data
Device code	The serial number assigned to the device	3 bytes
Device name	Device name (ASCII code)	10 bytes
Code flash memory area end address	End address of code flash memory area (Sent from the lower-order byte of the address. Example. 00000H to 1FFFFH (128 Kbytes) → FFH, FFH, 01H)	3 bytes
Data flash memory area end address	End address of data flash memory area (Sent from the lower-order byte of the address. Example. F1000H to F2FFFFH (8 Kbytes) → FFH, 2FH, 0FH)	3 bytes
Firmware version	Version information of firmware for programming (Sent from the byte equivalent to the highest-order digit of the version number. Example. Ver. 1.02 → 01H, 00H, 02H)	3 bytes

Table 33 - 8 Example of Signature Data List

Field name	Description	Number of bytes of transmit data	Data (hexadecimal)
Device code	RL78 protocol C	3 bytes	10 00 0A
Device name	R7F100GLG	10 bytes	52 = “R” 37 = “7” 46 = “F” 31 = “1” 30 = “0” 30 = “0” 47 = “G” 4C = “L” 47 = “G” 20 = “ ”
Code flash memory area end address	Code flash memory area 00000H to 1FFFFH (128 Kbytes)	3 bytes	FF FF 1F
Data flash memory area end address	Data flash memory area F1000H to F2FFFFH (8 Kbytes)	3 bytes	FF 2F 0F
Firmware version	Ver. 1.02	3 bytes	01 00 02

33.5 Processing Times for Commands When the Dedicated Flash Memory Programmer Is in Use (Reference Values)

The following shows the processing time for each command (reference value) when PG-FP6 is used as a dedicated flash memory programmer.

Table 33 - 9 Processing Times for Commands When PG-FP6 Is in Use (Reference Values)

PG-FP6 Command	Code Flash Memory						
	96 Kbytes	128 Kbytes	192 Kbytes	256 Kbytes	384 Kbytes	512 Kbytes	768 Kbytes
Erasure	1.2 s	1.3 s	1.7 s	2.1 s	2.8 s	3.5 s	5 s
Writing	2.4 s	2.9 s	4 s	5.2 s	7.3 s	9.5 s	14.1 s
Verification	1.7 s	2.2 s	3 s	3.9 s	5.6 s	7.3 s	10.9 s
Writing after erasure	3.2 s	4 s	5.4 s	6.9 s	9.8 s	12.7 s	18.8 s

Remark The command processing times (reference values) shown in the table are typical values under the following conditions.

Port: TOOL0 (single-line UART)

Speed: 1,000,000 bps

33.6 Self-Programming

The RL78 microcontroller supports a self-programming function that can be used to rewrite the flash memory via a user program. Because this function allows a user application to rewrite the flash memory by using the flash self-programming code, it can be used to upgrade the program in the field.

- Caution 1.** The self-programming function cannot be used when the CPU operates with the subsystem clock (f_{SUB}).
- Caution 2.** To prohibit an interrupt during self-programming, in the same way as in the normal operation mode, execute the flash self-programming code in the state where the IE flag is cleared to 0 by the DI instruction. To enable an interrupt, clear the interrupt mask flag to 0 to accept in the state where the IE flag is set to 1 by the EI instruction, and then execute the flash self-programming code.
- Caution 3.** The high-speed on-chip oscillator should be kept operating during self-programming. If it is stopped, it should be made to operate again (HIOSTOP = 0), and the flash self-programming code should be re-executed after 5 μ s have elapsed. Stop the middle-speed on-chip oscillator (MIOEN = 0) and select the high-speed on-chip oscillator (MCM1 = 0) as the main on-chip oscillator clock (foco).
- Caution 4.** When rewriting the flash memory, do not change the flash operation mode register (FLMODE).


<R>

33.6.1 Self-programming procedure

<R>

The following figure illustrates a flow for rewriting the flash memory by using a flash self-programming code. For details on registers for use during self-programming, see **33.6.2 Registers to control the flash memory**.

Figure 33 - 8 Flow of Self-Programming (Rewriting Flash Memory)



<R> 33.6.2 Registers to control the flash memory

The following registers are used to control the flash memory.

- Flash address pointer registers H and L (FLAPH, FLAPL)
- Flash end address pointer registers H and L (FLSEDH, FLSEDL)
- Flash write buffer registers H and L (FLWH, FLWL)
- Flash protect command register (PFCMD)
- Flash status register (PFS)
- Flash programming mode control register (FLPMC)
- Flash area selection register (FLARS)
- Flash memory sequencer initial setting register (FSSET)
- Flash memory sequencer control register (FSSQ)
- Flash extra sequencer control register (FSSE)
- Flash registers initialization register (FLRST)
- Flash memory sequencer status registers H and L (FSASTH, FSASTL)
- Flash security flag monitoring register (FLSEC)
- Flash FSW monitoring register E (FLFSWE)
- Flash FSW monitoring register S (FLFSWS)
- Data flash control register (DFLCTL)
- Interrupt vector jump enable register (VECTCTRL)
- Interrupt vector change registers 0 and 1 (FLSIVC0, FLSIVC1)

Writing to the registers for controlling the flash memory is only possible under specified conditions.

Table 33 - 10 shows the conditions that enables write access to the flash memory.

Table 33 - 10 Conditions That Enable Write Access to the Flash Memory

	Register Name	Conditions for Write Access
Registers to be used during self-programming (writing to these registers is not possible while the flash memory sequencer is activated)	FLAPL, FLAPH FLSEDL, FLSEDH FLWL, FLWH FLARS	Writing to these registers is possible when either of the following conditions is met while the value of the FLRST bit of the FLRST register is 0. • The value of the FLSPM bit of the FLPMC register is 1. • The value of the EEEMD bit of the FLPMC register is 1.
	FSSET	Writing to bits 4 to 0 of the FSSET register is possible when either of the following conditions is met. • The value of the FLSPM bit of the FLPMC register is 1. • The value of the EEEMD bit of the FLPMC register is 1. Writing to bits 7 and 6 of the FSSET register is possible when either of the following conditions is met while the value of the BTPR bit of the FLSEC register is 1. • The value of the FLSPM bit of the FLPMC register is 1. • The value of the EEEMD bit of the FLPMC register is 1.
	FSSQ	Writing to this register is possible when either of the following conditions is met while the value of the FLRST bit of the FLRST register is 0. • The value of the FLSPM bit of the FLPMC register is 1 and the value of the FWEDIS bit of the FLPMC register is 0. • The value of the EEEMD bit of the FLPMC register is 1. * Writing to the SQST and FSSTP bits is always possible regardless of the state of the flash memory sequencer. For details, see 33.6.2.9 Flash memory sequencer control register (FSSQ) .
	FSSE	Writing to this register is possible when the value of the FLRST bit of the FLRST register is 0, the value of the FLSPM bit of the FLPMC register is 1, and the value of the FWEDIS bit of the FLPMC register is 0. * Writing to the ESQST bit is always possible regardless of the state of the flash memory sequencer. For detail, see 33.6.2.10 Flash extra sequencer control register (FSSE).
	FLPMC FLRST	Writing to these registers is possible while the flash memory sequencer is stopped.

33.6.2.1 Flash address pointer registers H and L (FLAPH, FLAPL)

The FLAPH and FLAPL registers specify the address where programming the flash memory is to start. The FLAPH and FLAPL registers can be set by 8-bit and 16-bit memory manipulation instructions, respectively. The values of the FLAPH and FLAPL registers are 00H and 0000H, respectively, under either of the following conditions.

- Following a reset
- The value of the FLRST bit of the FLRST register is 1.

Figure 33 - 9 Format of Flash Address Pointer Registers H and L (FLAPH, FLAPL)

Address: F02C4H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
FLAPH	0	0	0	0	FLAP19	FLAP18	FLAP17	FLAP16

Address: F02C2H
After reset: 0000H
R/W: R/W

Symbol	15	14	13	12	11	10	9	8
FLAPL	FLAP15	FLAP14	FLAP13	FLAP12	FLAP11	FLAP10	FLAP9	FLAP8

	7	6	5	4	3	2	1	0
	FLAP7	FLAP6	FLAP5	FLAP4	FLAP3	FLAP2	FLAP1	FLAP0

Caution 1. Values read during the execution of a command for the extra area sequencer are undefined.

Caution 2. The settings of the FLAP1 and FLAP0 bits are meaningless during programming of the code flash memory.

Caution 3. New values cannot be written to these registers while the flash memory sequencer is operating.

33.6.2.2 Flash end address pointer registers H and L (FLSEDH, FLSEDL)

The FLSEDH and FLSEDL registers specify the address where programming of the flash memory is to end.

The FLSEDH and FLSEDL registers can be set by 8-bit and 16-bit memory manipulation instructions, respectively.

The values of the FLSEDH and FLSEDL registers are 00H and 0000H, respectively, under either of the following conditions.

- Following a reset
- The value of the FLRST bit of the FLRST register is 1.

Figure 33 - 10 Format of Flash End Address Pointer Registers H and L (FLSEDH, FLSEDL)

Address: F02C8H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
FLSEDH	0	0	0	0	EWA19	EWA18	EWA17	EWA16

Address: F02C6H

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
FLSEDL	EWA15	EWA14	EWA13	EWA12	EWA11	EWA10	EWA9	EWA8

	7	6	5	4	3	2	1	0
	EWA7	EWA6	EWA5	EWA4	EWA3	EWA2	EWA1	EWA0

Caution 1. Values read during the execution of a command for the extra area sequencer are undefined.

Caution 2. The settings of the EWA1 and EWA0 bits are meaningless during programming of the code flash memory.

Caution 3. New values cannot be written to these registers while the flash memory sequencer is operating.

Table 33 - 11 Method of Setting the FLAP and FLSED Registers

Commands exclusively for use with the code/data flash memory area sequencer		Settings of the FLAP and FLSED Registers	
FSSQ	Writing	FLAPH, FLAPL: Address from which writing is to proceed FLSEDH, FLSEDL: All 0s	
	Blank checking	For one word: Settings of FLAPH and FLAPL = settings of FLSEDH and FLSEDL For two or more words: Settings of FLAPH and FLAPL < settings of FLSEDH and FLSEDL	
	Block erasure ^{Note}	Code flash memory	FLAPH, FLAPL: Set the start address and 0s in the FLAP[19:11] bits and the FLAP[10:2] bits, respectively.
			FLSEDH, FLSEDL: Set the end address and 1s in the EWA[19:11] bits and the EWA[10:2] bits, respectively.
		Data flash memory	FLAPH, FLAPL: Set the start address and 0s in the FLAP[19:8] bits and the FLAP[7:0] bits, respectively.
			FLSEDH, FLSEDL: Set the end address and 1s in the EWA[19:8] bits and the EWA[7:0] bits, respectively.
FSSE	All commands	Settings of FLAPH and FLAPL: All 0s Settings of FLSEDH and FLSEDL: All 0s	

Note Set the FLAPH and FLAPL registers and the FLSEDH and FLSEDL registers so that the following condition is met.
Combined settings of FLAPH and FLAPL ≤ combined settings of FLSEDH and FLSEDL

Caution 1. For products with 512 or more Kbytes of flash memory, consecutive execution of each of the blank check and block erase commands is not possible.

Caution 2. Consecutive execution for the code and data flash memory areas of each of the blank check, and block erase commands is not possible.

Caution 3. To program the code and data flash memory areas, set the FLSPM and EEEMD bits of the FLPMC register to 1, respectively.

33.6.2.3 Flash write buffer registers H and L (FLWH, FLWL)

The FLWH and FLWL registers hold data to be written during programming of the flash memory.

The FLWH and FLWL registers can be set by a 16-bit memory manipulation instruction.

The value of each of the FLWH and FLWL registers is 0000H under any of the following conditions.

- Following a reset
- The value of the FLRST bit of the FLRST register is 1.
- The flash memory sequencer has finished operating.

Writing to these registers is not possible while the value of the FLRST bit is 1.

Set data to be written to the data flash memory in the 8 lower-order bits of the FLWL register.

Figure 33 - 11 Format of Flash Write Buffer Registers H and L (FLWH, FLWL)

Address: F02CEH

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
FLWH	FLW31	FLW30	FLW29	FLW28	FLW27	FLW26	FLW25	FLW24
	7	6	5	4	3	2	1	0
	FLW23	FLW22	FLW21	FLW20	FLW19	FLW18	FLW17	FLW16

Address: F02CCH

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
FLWL	FLW15	FLW14	FLW13	FLW12	FLW11	FLW10	FLW9	FLW8
	7	6	5	4	3	2	1	0
	FLW7	FLW6	FLW5	FLW4	FLW3	FLW2	FLW1	FLW0

Caution 1. Reading from these registers is not possible while a sequencer command is being executed.

Caution 2. When writing to the data flash memory, set 0s in the FLWH register and the bits of the FLWL register other than the 8 lower-order bits.

Caution 3. New values cannot be written to these registers while the flash memory sequencer is operating.

33.6.2.4 Flash protect command register (PFCMD)

The PFCMD register protects the flash programming mode control register (FLPMC) against write access.

Enabling write access to the FLPMC register requires the execution of a specific sequence for use with the flash memory sequencer. For details on the procedure for handling the specific sequence, see **33.6.3 Setting the flash memory control mode**.

The PFCMD register can be set by an 8-bit memory manipulation instruction.

Figure 33 - 12 Format of Flash Protect Command Register (PFCMD)

Address: F00C0H
 After reset: Undefined
 R/W: W

Symbol	7	6	5	4	3	2	1	0
PFCMD	REG7	REG6	REG5	REG4	REG3	REG2	REG1	REG0

33.6.2.5 Flash status register (PFS)

The PFS register indicates whether or not a protection error has been generated.

For details on the conditions for setting and clearing the FPRERR bit, see **33.6.3.1 Procedure for executing the specific sequence**.

The PFS register can be read by a 1-bit or 8-bit memory manipulation instruction.

Figure 33 - 13 Format of Flash Status Register (PFS)

Address: F00C1H

After reset: 00H

R/W: R

Symbol	7	6	5	4	3	2	1	0
PFS	0	0	0	0	0	0	0	FPRERR

FPRERR	Protection error flag
0	No error has occurred.
1	An error has occurred.

33.6.2.6 Flash programming mode control register (FLPMC)

The FLPMC register disables or enables writing to the flash memory and selects the programming mode.

Enabling write access to the FLPMC register requires the execution of a specific sequence for use with the flash memory sequencer. For details on the procedure for handling the specific sequence, see **33.6.3 Setting the flash memory control mode**.

The FLPMC register can be set by an 8-bit memory manipulation instruction.

The value of this register is 08H following a reset.

Figure 33 - 14 Format of Flash Programming Mode Control Register (FLPMC)

Address: F02C0H

After reset: 08H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
FLPMC	0	0	0	EEEMD	FWEDIS	0	FLSPM	0
EEEMD	Selection of the programming mode for the data flash memory							
0	Rewrite-disabled mode							
1	Programming mode							
FWEDIS	Software control over enabling or disabling erasure and programming of the code flash memory ^{Note}							
0	Enables erasure and programming.							
1	Disables erasure and programming.							
FLSPM	Selection of the programming mode for the code flash memory							
0	Rewrite-disabled mode							
1	Programming mode							

Note Be sure to keep the value of this bit at 0 until erasure or programming of the code flash memory is completed.

33.6.2.7 Flash area selection register (FLARS)

The FLARS register selects the area of the flash memory.

The FLARS register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the FLARS register is 00H under either of the following conditions.

- Following a reset
- The value of the FLRST bit of the FLRST register is 1.

Figure 33 - 15 Format of Flash Area Selection Register (FLARS)

Address: F02C1H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
FLARS	0	0	0	0	0	0	0	EXA

EXA	Selection of the area of flash memory
0	User area
1	Extra area

33.6.2.8 Flash memory sequencer initial setting register (FSSET)

The FSSET register sets the operating frequency of the flash memory sequencer and makes the initial settings for boot swapping.

The FSSET register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 33 - 16 Format of Flash Memory Sequencer Initial Setting Register (FSSET)

Address: F00B6H
After reset: 00H
R/W: R/W

Symbol	7	6	5	4	3	2	1	0
FSSET	TMSPMD	TMBTSEL	0	FSET4	FSET3	FSET2	FSET1	FSET0
TMSPMD								
Specification for boot swapping ^{Note}								
0								
Follows the information in the extra area.								
1								
Follows the setting of the TMBTSEL bit.								
TMBTSEL								
Setting for temporary boot swapping ^{Note}								
0								
Specifies boot cluster 0 as the boot area (boot swapping does not proceed).								
1								
Specifies boot cluster 1 as the boot area (boot swapping proceeds).								
FSET[4:0]								
Setting of the operating frequency of the flash memory sequencer								
—								
Set the operating frequency of the flash memory sequencer.								
For the correspondence between the operating frequency of the flash memory sequencer and the setting of the FSET[4:0] bits, see Table 33 - 12 .								

Note Setting the TMSPMD and TMBTSEL bits is not possible while boot protection is set (BTTPR = 0).

Caution Set the value corresponding to that obtained by rounding the CPU operating frequency up to the nearest whole number in the FSET[4:0] bits. For example, when the CPU operating frequency is 4.5 MHz, set the bits for 5 MHz.
Note that frequencies that are not whole numbers, such as 1.5 MHz, are not available as CPU operating frequencies below 4 MHz.

Table 33 - 12 Correspondence between the Operating Frequency of the Flash Memory Sequencer and the Setting of the FSET[4:0] Bits

Operating Frequency (MHz)	Setting of the FSET[4:0] Bits	Operating Frequency (MHz)	Setting of the FSET[4:0] Bits	Operating Frequency (MHz)	Setting of the FSET[4:0] Bits
32	11111b	31	11110b	30	11101b
29	11100b	28	11011b	27	11010b
26	11001b	25	11000b	24	10111b
23	10110b	22	10101b	21	10100b
20	10011b	19	10010b	18	10001b
17	10000b	16	01111b	15	01110b
14	01101b	13	01100b	12	01011b
11	01010b	10	01001b	9	01000b
8	00111b	7	00110b	6	00101b
5	00100b	4	00011b	3	00010b
2	00001b	1	00000b	—	—

33.6.2.9 Flash memory sequencer control register (FSSQ)

The FSSQ register specifies the commands to be used when the code/data flash memory area sequencer is activated.

The FSSQ register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the FSSQ register is 00H under either of the following conditions.

- Following a reset
- The value of the FLRST bit of the FLRST register is 1.

Figure 33 - 17 Format of Flash Memory Sequencer Control Register (FSSQ)

Address: F02C5H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
FSSQ	SQST	FSSTP	0	0	MDCH	SQMD2	SQMD1	SQMD0

SQST	Operation control of the code/data flash memory area sequencer
0	The code/data flash memory area sequencer is stopped.
1	The code/data flash memory area sequencer is started.

FSSTP	Forcible termination control of the code/data flash memory area sequencer
0	The code/data flash memory area sequencer is not forcibly terminated.
1	The code/data flash memory area sequencer is forcibly terminated.

SQMD[2:0]	MDCH setting	Control of the code/data flash memory area sequencer
01H	CF: 0 DF: 0	Write Writes data specified in the FLWH and FLWL registers to the address specified in the FLAPH and FLAPL registers. • Writing 1 word (4 bytes) of data to the code flash memory: Set the data in the FLWH and FLWL registers. • Writing 1 byte of data to the data flash memory: Set the data in the FLW[7:0] bits of the FLWL register.
03H	CF: 0 DF: 1	Blank check Executes blank checking of the range from the address specified in the FLAPH and FLAPL registers to the address specified in the FLSEDH and FLSEDL registers. The setting of the MDCH bit of the FSSQ register depends on the target flash memory area for blank checking. Blank checking of the code flash memory or data flash memory respectively requires setting the MDCH bit to 0 or 1 before running the check.
04H	CF: 0 DF: 0	Block erase Erases blocks in the range from the block start address specified in the FLAPL and FLAPH registers to the block end address specified in the FLSEDL and FLSEDH registers.
Other than above		Setting prohibited

Caution Initialization by setting the FLRST bit to 1 is only enabled while the sequencer is stopped (both the SQEND and ESQEND bits of the FSASTH register have the setting 0).

Remark CF: For access to the code flash memory
DF: For access to the data flash memory

33.6.2.10 Flash extra sequencer control register (FSSE)

The FSSE register specifies the commands for use when the extra area sequencer is activated.

The FSSE register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of the FSSE register is 00H under either of the following conditions.

- Following a reset
- The value of the FLRST bit of the FLRST register is 1.

Figure 33 - 18 Format of Flash Extra Sequencer Control Register (FSSE)

Address: F00B7H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
FSSE	ESQST	0	0	0	ESQMD3	ESQMD2	ESQMD1	ESQMD0

ESQST	Operation control of the extra area sequencer
0	The extra area sequencer is stopped.
1	The extra area sequencer is started.

ESQMD [3:0]	Control of the extra area sequencer
01H	Write to the extra area (programming of the FSW-related data) Writes data specified in the FLWH and FLWL registers. Sets up the FSW, FSW control, and FSW protection flag. When the FSW protection flag has been set (FSPR = 0), this action cannot be executed. Attempted execution leads to a sequencer error (setting the ESEQR bit of the FSASTL register to 1).
06H	Write to the extra area (programming of the read-prohibited area of software from a third party and the protection flag) Writes data specified in the FLWH and FLWL registers. Sets up the read-prohibited area of software from a third party and the protection flag. When the protection flag has been set (SWPR = 0), this action cannot be executed. Attempted execution leads to a sequencer error (setting the ESEQR bit of the FSASTL register to 1).
07H	Write to the extra area (programming of the security flags and boot area switching flag) Writes data specified in the FLWH and FLWL registers. Sets up the security flags and boot area switching flag. For the security flags, only changing the current state of each flag to "disabled" is possible. If boot protection has been set (BTPR = 0), setting the boot area switching flag is not possible.
Other than above	Setting prohibited

Caution 1. Initialization by setting the FLRST bit to 1 is only enabled while the sequencer is stopped (both the SQEND and ESQEND bits of the FSASTH register have the setting 0).

Caution 2. To write to the extra area, set the EXA bit of the FLARS register to 1 and set the data to be written in the FLWH and FLWL registers before activating the extra area sequencer.

Caution 3. Values read from the FLAPL, FLWH, FLWL, and FSSQ registers are undefined after activation of the extra area sequencer.

33.6.2.11 Flash registers initialization register (FLRST)

The FLRST register initializes all registers related to the sequencer whether it is to be used with the extra area or code/data flash memory areas.

The FLRST register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 33 - 19 Format of Flash Registers Initialization Register (FLRST)

Address: F02C9H
 After reset: 00H
 R/W: R/W

Symbol	7	6	5	4	3	2	1	0
FLRST	0	0	0	0	0	0	0	FLRST

FLRST	Control of initializing the registers ^{Note}
0	The registers are not initialized.
1	The registers are initialized.

Note For details on how to handle the FLRST register, see **33.6.4 Clearing the registers for use with the flash memory sequencer**.

Caution The registers below are initialized with the use of this register.
 FLAPH, FLAPL, FLSEDH, FLSEDL, FLWH, FLWL, FLARS, FSSQ, FSSE

33.6.2.12 Flash memory sequencer status registers H and L (FSASTH, FSASTL)

The FSASTH and FSASTL registers indicate the results of the respective operations of the flash memory sequencer when it has been used with the extra area or code/data flash memory areas.

The FSASTH and FSASTL registers can be read by a 1-bit or 8-bit memory manipulation instruction.

Figure 33 - 20 Format of Flash Memory Sequencer Status Registers H and L (FSASTH, FSASTL)

Address: F02CBH
After reset: 00H
R/W: R

Symbol	7	6	5	4	3	2	1	0
FSASTH	ESQEND	SQEND	0	0	0	0	0	0

Address: F02CAH
After reset: 00H^{Note}
R/W: R

Symbol	7	6	5	4	3	2	1	0
FSASTL	MBTSEL	MOPEN	ESEQER	SEQER	BLER	0	WRER	ERER

Note The initial value of the MBTSEL bit is undefined because it depends on the value of the BTFLG bit (boot area switching flag) stored in the extra area.

ESQEND	Status flag indicating whether the extra area sequencer is stopped
0	The extra area sequence is operating.
1	The extra area sequence is stopped.
<Clearing condition> The ESQST bit is cleared.	

SQEND	Status flag indicating whether the code/data flash memory area sequencer is stopped
0	The code/data flash memory area sequencer is operating.
1	The code/data flash memory area sequencer is stopped.
<Clearing condition> The SQST bit is cleared.	

MBTSEL	Boot flag monitoring bit ^{Note}
0	BTFLG = 1 (the boot program area is not swapped).
1	BTFLG = 0 (the boot program area is swapped).

MOPEN	Operation status flag of the code/data flash memory area sequencer
0	The code/data flash memory area sequencer is stopped.
1	The code/data flash memory area sequencer is operating.
<Clearing condition> The code/data flash memory area sequencer is stopped.	

ESEQER	Error flag of the extra area sequencer
0	No error has occurred.
1	An error has occurred.
<Clearing condition> Next activation of the extra area sequencer	

SEQR	Error flag of the flash memory sequencer
0	No error has occurred.
1	An error has occurred.
<Clearing condition> Next activation of the flash memory sequencer	

BLER	Error flag for the blank check command
0	No error has occurred.
1	An error has occurred.
<Clearing condition> Activation of the next command action	

WRER	Error flag for the write command
0	No error has occurred.
1	An error has occurred.
<Clearing condition> Activation of the next command action	
Forcible termination of a command during writing leads to the values read being undefined.	

ERER	Error flag for the block erase command
0	No error has occurred.
1	An error has occurred.
<Clearing condition> Next activation of the flash memory sequencer	
Forcible termination of the command during block erasing leads to values read being undefined.	

Note This bit indicates the inverse of the value of the BTFLG bit (boot area switching flag) stored in the extra area.

33.6.2.13 Flash security flag monitoring register (FLSEC)

The FLSEC register monitors the information on the security flags and boot area switching flag.

The FLSEC register can be read by a 16-bit memory manipulation instruction.

Figure 33 - 21 Format of Flash Security Flag Monitoring Register (FLSEC)

Address: F00B0H
 After reset: Undefined
 R/W: R

Symbol	15	14	13	12	11	10	9	8
FLSEC	0	0	0	WRPR	0	SEPR	BTPR	BTFLG
	7	6	5	4	3	2	1	0
	0	0	0	0	SWPR	0	1	0
WRPR	Write-prohibited flag							
0	Writing is prohibited.							
1	Writing is enabled.							
SEPR	Block erase-prohibited flag							
0	Block erasure is prohibited.							
1	Block erasure is enabled.							
BTPR	Boot area rewrite-prohibited flag							
0	Rewriting of the boot area is prohibited.							
1	Rewriting of the boot area is enabled.							
BTFLG	Boot area switching flag							
0	The boot area is boot cluster 0.							
1	The boot area is boot cluster 1.							
SWPR	Software from a third party read-prohibited flag							
0	Reading software from a third party is prohibited.							
1	Reading software from a third party is enabled.							

33.6.2.14 Flash FSW monitoring register E (FLFSWE)

The FLFSWE register monitors the end block number specified for the flash shield area and whether the shield area is inside or outside the window range.

After a reset or writing to the extra area, the values in the extra area are reflected in the FLFSWE register.

For details on the flash shield window function, see **33.6.8 Flash shield window function**.

The FLFSWE register can be read by a 16-bit memory manipulation instruction.

Figure 33 - 22 Format of Flash FSW Monitoring Register E (FLFSWE)

Address: F00B4H
 After reset: Undefined
 R/W: R

Symbol	15	14	13	12	11	10	9	8
FLFSWE	FSWC	0	0	0	0	0	0	FSWE8
	7	6	5	4	3	2	1	0
	FSWE7	FSWE6	FSWE5	FSWE4	FSWE3	FSWE2	FSWE1	FSWE0
FSWE[8:0]	End block number specified for the flash shield area							
—	End block number (end block number in the window range + 1) ^{Note}							
FSWC	Setting of the shield area							
0	The shield area is set inside the window range.							
1	The shield area is set outside the window range.							

Note The setting during serial programming is different from this. For details, see **Table 33 - 13**.

33.6.2.15 Flash FSW monitoring register S (FLFSWS)

The FLFSWS register monitors the start block number specified for the flash shield area and whether the FSW function is set to prohibit or enable rewriting.

After a reset or writing to the extra area, the values in the extra area are reflected in the FLFSWS register.

For details on the flash shield window function, see **33.6.8 Flash shield window function**.

The FLFSWS register can be read by a 16-bit memory manipulation instruction.

Figure 33 - 23 Format of Flash FSW Monitoring Register S (FLFSWS)

Address: F00B2H
 After reset: Undefined
 R/W: R

Symbol	15	14	13	12	11	10	9	8
FLFSWS	FSPR	0	0	0	0	0	0	FSWS8
	7	6	5	4	3	2	1	0
	FSWS7	FSWS6	FSWS5	FSWS4	FSWS3	FSWS2	FSWS1	FSWS0
FSWS[8:0]	Start block number specified for the flash shield area							
—	Start block number (start block number in the window range)							
FSPR	FSW Setting							
0	The FSW function is set to prohibit rewriting.							
1	The FSW function is set to enable rewriting.							

33.6.2.16 Data flash control register (DFLCTL)

The DFLCTL register enables or disables access to the data flash memory.

The DFLCTL register can be set by a 1-bit or 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 33 - 24 Format of Data Flash Control Register (DFLCTL)

Address: F0090H

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	<0>
DFLCTL	0	0	0	0	0	0	0	DFLEN

DFLEN	Data flash access control
0	Access to the data flash memory is disabled.
1	Access to the data flash memory is enabled.

33.6.2.17 Interrupt vector jump enable register (VECTCTRL)

The VECTCTRL register specifies the destination address of the jump in response to any interrupt which occurs during self-programming.

The VECTCTRL register can be set by an 8-bit memory manipulation instruction.

The value of this register is 00H following a reset.

Figure 33 - 25 Format of Interrupt Vector Jump Enable Register (VECTCTRL)

Address: F00FFH

After reset: 00H

R/W: R/W

Symbol	7	6	5	4	3	2	1	0
VECTCTRL	0	0	0	0	0	0	0	VECTCTRL

VECTCTRL	Setting the interrupt branch destinations
0	Interrupt vector addresses in the ROM
1	Specified addresses in the RAM ^{Note}

Note A destination address in the RAM is specified by the FLSIVC1 and FLSIVC0 registers.
For details, see **33.6.2.18 Interrupt vector change registers 0 and 1 (FLSIVC0, FLSIVC1)**.

33.6.2.18 Interrupt vector change registers 0 and 1 (FLSIVC0, FLSIVC1)

The FLSIVC0 and FLSIVC1 registers specify the destination address of the jump in response to any interrupt which occurs during self-programming.

For details on how to handle an interrupt during self-programming, see **33.6.9 Interrupts in code flash programming mode**.

The FLSIVC0 and FLSIVC1 registers can be set by a 16-bit memory manipulation instruction.

The values of the FLSIVC0 and FLSIVC1 registers are 0000H and 000FH, respectively, following a reset.

Figure 33 - 26 Format of Interrupt Vector Changer Registers 0 and 1 (FLSIVC0, FLSIVC1)

Address: F0480H, F0481H

After reset: 0000H

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
FLSIVC0	FLSIV15	FLSIV14	FLSIV13	FLSIV12	FLSIV11	FLSIV10	FLSIV9	FLSIV8
	7	6	5	4	3	2	1	0
	FLSIV7	FLSIV6	FLSIV5	FLSIV4	FLSIV3	FLSIV2	FLSIV1	FLSIV0

Address: F0482H, F0483H

After reset: 000FH

R/W: R/W

Symbol	15	14	13	12	11	10	9	8
FLSIVC1	0	0	0	0	0	0	0	0
	7	6	5	4	3	2	1	0
	0	0	0	0	FLSIV19	FLSIV18	FLSIV17	FLSIV16

Caution Set the values of the 4 higher-order bits and 16 lower-order bits of the branch destination address in the FLSIVC1 and FLSIVC0 registers, respectively.

<R> 33.6.3 Setting the flash memory control mode

Execution of the specific sequence for use with the flash memory sequencer enables setting the flash memory control mode to the states where the code or data flash memory area or neither of them can be rewritten.

- State where the code flash memory (and extra area) can be rewritten: Code flash programming mode
- State where the data flash memory can be rewritten: Data flash programming mode
- State where the flash memory (and extra area) cannot be rewritten: Rewrite-disabled mode

Caution For handling of the extra area or data flash memory area, follow the procedure while access to the data flash memory is enabled (the value of the DFLEN bit of the DFLCTL register is 1).

33.6.3.1 Procedure for executing the specific sequence

Writing the required values to the flash programming mode control register (FLPMC register) by following steps 1 to 4 below enables the transitions to each of the flash memory control modes.

- <1> Write A5H to the PFCMD register.
- <2> Write the value to be set to the FLPMC register.
- <3> Write the inverse of the value to be set to the FLPMC register.
- <4> Write the value to be set to the FLPMC register.

- The specific sequence can only be executed while the value of the FLRST bit of the FLRST register is 0 and the flash memory sequencer is stopped.
- If writing to any other memory area or register is attempted in the intervals between steps 1 to 4 during execution of the specific sequence, a protection error occurs, writing to the specified register does not proceed, and the FPRERR flag of the flash status register (PFS) is set to 1. The FPRERR flag is cleared following a reset or when execution of the specific sequence is re-started.

33.6.3.2 Procedure for entry to the code flash programming mode

The procedure for entry to the code flash programming mode is given below.

- <1> Write A5H to the PFCMD register.
- <2> Write 02H to the FLPMC register (EEEMD = 0, FWEDIS = 0, FLSPM = 1).
- <3> Write FDH to the FLPMC register (inverse of 02H).
- <4> Write 02H to the FLPMC register (EEEMD = 0, FWEDIS = 0, FLSPM = 1).

33.6.3.3 Procedure for entry to the data flash programming mode

The procedure for entry to the data flash programming mode is given below.

- <1> Write A5H to the PFCMD register.
- <2> Write 10H to the FLPMC register (EEEMD = 1, FWEDIS = 0, FLSPM = 0).
- <3> Write EFH to the FLPMC register (inverse of 10H).
- <4> Write 10H to the FLPMC register (EEEMD = 1, FWEDIS = 0, FLSPM = 0).

33.6.3.4 Procedure for entry to the rewrite-disabled mode

After executing the procedure for entry to the rewrite-disabled mode from the code flash programming mode or data flash programming mode and waiting for **tms**^{Note}, reading from the target flash memory for the programming mode before the mode transition becomes possible.

Note tms: 10 μ s (mode setup time)

- (1) When the interrupt vector has not been changed to addresses in the RAM

The procedure for the transition in cases where branch destinations in response to interrupts are interrupt vector addresses in the ROM is given below.

- <1> Write A5H to the PFCMD register.
- <2> Write 08H to the FLPMC register (EEEMD = 0, FWEDIS = 1, FLSPM = 0).
- <3> Write F7H to the FLPMC register (inverse of 08H).
- <4> Write 08H to the FLPMC register (EEEMD = 0, FWEDIS = 1, FLSPM = 0).
- <5> Reading from the target flash memory area becomes possible after waiting for tms.

- (2) When the interrupt vectors have been changed to addresses in the RAM

The procedure for the transition in cases where branch destinations in response to interrupts are changed to specified addresses in the RAM is given below.

- <1> Write A5H to the PFCMD register.
- <2> Write 00H to the FLPMC register (EEEMD = 0, FWEDIS = 0, FLSPM = 0).
- <3> Write FFH to the FLPMC register (inverse of 00H).
- <4> Write 00H to the FLPMC register (EEEMD = 0, FWEDIS = 0, FLSPM = 0).
- <5> Reading from the target flash memory area becomes possible after waiting for tms.

<R> 33.6.4 Clearing the registers for use with the flash memory sequencer

The following registers can be cleared by setting the FLRST bit of the flash registers initialization register (FLRST) to 1.
Target registers: FLAPH, FLAPL, FLSEDH, FLSEDL, FLWH, FLWL, FLARS, FSSQ, FSSE

The procedure for clearing the target registers is given below.

- <1> Set the FLRST bit.
- <2> Use software code to wait for at least one cycle of the CPU operating clock.
- <3> Clear the FLRST bit.

<R> 33.6.5 Setting the operating frequency of the flash memory sequencer

Set the value corresponding to the operating frequency of the CPU (1 MHz to 32 MHz) in the FSET[4:0] bits of the flash memory sequencer initial setting register (FSSET). When making the setting, round the CPU operating frequency value up to the nearest whole number.

(Example: When the CPU operating frequency is 4.5 MHz, set the bits for 5 MHz.)

How to set the operating frequency of the flash memory sequencer is described below.

- <1> Enter the code flash programming mode or data flash programming mode.
For the procedures for entry to each of these flash programming modes, see **33.6.3.1 Procedure for executing the specific sequence**, **33.6.3.2 Procedure for entry to the code flash programming mode**, and **33.6.3.3 Procedure for entry to the data flash programming mode**.
- <2> After reading from the flash memory sequencer initial setting register (FSSET), set the TMSPMD and TMBTSEL bits to the same values as those read from the FSSET register and the FSET[4:0] bits to the value corresponding to the CPU operating frequency, respectively.

Caution When using the flash memory sequencer to rewrite the code or data flash memory or the extra area, set the value corresponding to the CPU operating frequency in the FSET[4:0] bits of the FSSET register before proceeding.

Note that if rewriting of any of these areas is attempted while the value corresponding to the CPU operating frequency is not correct, operation is undefined and written data are not guaranteed. Even if the values in the flash memory are as expected immediately after rewriting, retaining the values for any specified period is not guaranteed.

<R> 33.6.6 Commands for use with the flash memory sequencer in the respective areas

33.6.6.1 Overview

The flash memory sequencer serves as a code/data flash memory area sequencer or an extra area sequencer. In the former role, it is used to rewrite the code flash memory area or data flash memory area, while in the latter role it is used to rewrite the extra area. To rewrite a given area, execute the corresponding commands for use with the sequencer.

33.6.6.2 Selecting the area to be rewritten

Use the flash area selection register (FLARS) to select the user area or extra area for rewriting to the code/data flash memory area or extra area, respectively.

33.6.6.3 Commands for use with the code/data flash memory area sequencer

Use the commands that are exclusively for use with the code/data flash memory area sequencer to rewrite the code or data flash memory area. Issuing a command requires entering the target command number in the SQMD[2:0] bits of the flash memory sequencer control register (FSSQ) and setting the SQST bit after or at the same time as that. Do not set the SQST bit before the SQMD[2:0] bits.

For the commands exclusively for use with the code/data flash memory area sequencer, see **33.6.2.9 Flash memory sequencer control register (FSSQ)**.

33.6.6.4 Operations for rewriting the code flash memory area

To rewrite the code flash memory area, enter the code flash programming mode and then execute commands for use with the code/data flash memory area sequencer. Before starting to execute a command, set the data required for execution, such as specifying an address, addresses, or data, in the corresponding registers.

Units for block erasure and for writing in rewriting of the code flash memory area

- Unit for blocks to be erased: 2 Kbytes
- Unit for writing: 1 word (4 bytes)

<Handling the commands>

The commands to be used are for writing to and for block erasure and blank checking of the code flash memory area.

- Enter the code flash programming mode. For the procedure for entry to the code flash programming mode, see **33.6.3.1 Procedure for executing the specific sequence** and **33.6.3.2 Procedure for entry to the code flash programming mode**.
 - FLARS register = 00H (EXA bit = 0): Setting to select the user (not extra) area
 - Set the specified data in the corresponding registers before executing the individual commands.
- (1) Block erasure
 - FLAPH and FLAPL registers: Block start address in the code flash memory (example: 0x002000)
 - FLSEDH and FLSEDL registers: Block end address in the code flash memory (example: 0x0027FF)
 - (2) Writing: As writing proceeds in one-word (four-byte) units, set the address bits to a multiple of four; that is, set the two lower-order bits to 00B.
 - FLAPH and FLAPL registers: Start address in the target flash memory area (example: 0x002000)
 - FLSEDH and FLSEDL registers: Set all bits to 0 or do not set them (example: 0x000000).
 - FLWH and FLWL registers: One-word (four-byte) values to be written
 - (3) Blank checking: As blank checking proceeds in one-word (four-byte) units, set the address bits to a multiple of four; that is, set the two lower-order bits to 00B.
 - FLAPH and FLAPL registers: Start address in the target flash memory area (example: 0x002000)
 - FLSEDH and FLSEDL registers: End address in the target flash memory area (example: 0x0027FF)
 - * When blank checking is only to be applied to one word (four bytes), set the FLSEDH and FLSEDL registers to the same values as those in the FLAPH and FLAPL registers.
- After issuing a command for use with the code/data flash memory area sequencer, wait for the completion of its execution. For details on the procedure for waiting for the completion of command execution, see the section titled "Procedure for checking the completion of commands for use with the code/data flash memory area sequencer" in **33.6.6.9 Procedures for checking completion of the commands for use with the flash memory sequencer in the respective areas**.
 - Processing after executing a command
 - When command processing is to continue:
 - The same command with the target registers set to updated values or a rewrite command for any other area in the code flash memory can be executed with the state remaining in code flash programming mode.
 - When command processing has been completed:
 - Switch to the rewrite-disabled mode. For the procedure for switching to the rewrite-disabled mode, see **33.6.3.1 Procedure for executing the specific sequence** and **33.6.3.4 Procedure for entry to the rewrite-disabled mode**.

33.6.6.5 Operations for rewriting the data flash memory area

To rewrite the data flash memory area, enter the data flash programming mode and then execute commands for use with the code/data flash memory area sequencer. Before starting to execute a command, set the data required for execution, such as specifying an address, addresses, or data, in the corresponding registers.

Units for block erasure and for writing in rewriting of the data flash memory area

- Unit for blocks to be erased: 256 bytes
- Unit for writing: 1 byte

<Handling the commands>

The commands to be used are for writing to and for block erasure and blank checking of the data flash memory area.

- Enter the data flash programming mode. For the procedure for entry to the data flash programming mode, see **33.6.3.1 Procedure for executing the specific sequence** and **33.6.3.3 Procedure for entry to the data flash programming mode**.
- FLARS register = 00H (EXA bit = 0): Setting to select the user (not extra) area
- Set the specified data in the corresponding registers before executing the individual commands.

(1) Block erasure

FLAPH and FLAPL registers: Block start address in the data flash memory (example: 0x0F1100)

FLSEDH and FLSEDL registers: Block end address in the data flash memory (example: 0x0F11FF)

(2) Writing: 1 byte

FLAPH and FLAPL registers: Start address in the target flash memory area (example: 0x0F1101)

FLSEDH and FLSEDL registers: Set all bits to 0 or do not set them (example: 0x000000).

FLWH and FLWL registers: Set a value to be written in the range from 0x00000000 to 0x000000FF, since only the FLW7 to FLW0 bits are valid.

(3) Blank checking:

FLAPH and FLAPL registers: Start address in the target flash memory area (example: 0x0F1100)

FLSEDH and FLSEDL registers: End address in the target flash memory area (example: 0x0F11FF)

* When blank checking is only to be applied to one byte, set the FLSEDH and FLSEDL registers to the same values as those in the FLAPH and FLAPL registers.

- After issuing a command for use with the code/data flash memory area sequencer, wait for the completion of its execution. For details on the procedure for waiting for the completion of command execution, see the section titled "Procedure for checking the completion of commands for use with the code/data flash memory area sequencer" in **33.6.6.9 Procedures for checking completion of the commands for use with the flash memory sequencer in the respective areas**.
- Processing after executing a command
When command processing is to continue:
The same command with the target registers set to updated values or a rewrite command for any other area in the data flash memory can be executed with the state remaining in data flash programming mode.
When command processing has been completed:
Switch to the rewrite-disabled mode. For the procedure for switching to the rewrite-disabled mode, see **33.6.3.1 Procedure for executing the specific sequence** and **33.6.3.4 Procedure for entry to the rewrite-disabled mode**.

33.6.6.6 Commands for use with the extra area sequencer

To rewrite the extra area, enter the code flash programming mode and then use commands that are exclusively for use with the extra area sequencer. Issuing a command requires entering the target command number in the ESQMD[3:0] bits of the flash extra sequencer control register (FSSE) and setting the ESQST bit after or at the same time as that. Do not set the ESQST bit before the ESQMD[3:0] bits.

33.6.6.7 Operations for rewriting the extra area

To rewrite the extra area, enter the code flash programming mode and then execute commands for use with the extra area sequencer. Before starting to execute a command, set the data required for execution in the corresponding registers.

Unit for writing in rewriting of the extra area

- Unit for writing: 1 word (4 bytes)

* No erasure command is available, so a unit is not specified.

<Handling the commands>

The target commands are for writing data to the extra area.

- Enter the code flash programming mode. For the procedure for entry to the code flash programming mode, see **33.6.3.1 Procedure for executing the specific sequence** and **33.6.3.2 Procedure for entry to the code flash programming mode**.
 - FLARS register = 01H (EXA bit = 1): Setting to select the extra (not user) area
 - Before executing a command, set a one-word (four-byte) value in the FLWH and FLWL registers. Specifically, set the value to be written to the target extra area data EX bits 31 to 0 in the FLW[31:0] bits of the FLWH and FLWL registers.
 - Specifying a command determines the area to which data are to be written. Enter the target command number in the ESQMD[3:0] bits of the FSSE register and also set the ESQST bit of the same register to 1.
- (1) For programming of the FSW-related data: 81H
 (2) For programming of the read-prohibited area of software from a third party and the protection flag: 86H
 (3) For programming of the security flags and boot area switching flag: 87H

- After issuing a command for use with the extra area sequencer, wait for the completion of its execution. For details on the procedure for waiting for the completion of command execution, see the section titled "Procedure for checking the completion of commands for use with the extra area sequencer" in **33.6.6.9 Procedures for checking completion of the commands for use with the flash memory sequencer in the respective areas**.

- Processing after executing a command

When command processing is to continue:

The same command with the target registers set to updated values or a rewrite command for any other area in the extra area can be executed with the state remaining in code flash programming mode.

When command processing has been completed:

Switch to the rewrite-disabled mode. For the procedure for switching to the rewrite-disabled mode, see **33.6.3.1**

Procedure for executing the specific sequence and **33.6.3.4 Procedure for entry to the rewrite-disabled mode**.

33.6.6.8 Data to be set for the commands for use with the extra area sequencer

Writing to the extra area proceeds per word (four bytes), including values that are not to be changed.

Before executing a command, set the value to be set in the extra area data EX bits 31 to 0 for each target command to be executed in the FLW[31:0] bits of the FLWH and FLWL registers.

(1) Programming of the FSW-related data

Set the value to be set in the extra area data EX bits 31 to 0 shown below in the FLW31 to FLW0 bits of the FLWH and FLWL registers.

EX bit 31	EX bit 30	EX bit 29	EX bit 28	EX bit 27	EX bit 26	EX bit 25	EX bit 24
FSWC	0	0	0	0	0	0	FSWE8

EX bit 23	EX bit 22	EX bit 21	EX bit 20	EX bit 19	EX bit 18	EX bit 17	EX bit 16
FSWE7	FSWE6	FSWE5	FSWE4	FSWE3	FSWE2	FSWE1	FSWE0

EX bit 15	EX bit 14	EX bit 13	EX bit 12	EX bit 11	EX bit 10	EX bit 9	EX bit 8
FSPR	0	0	0	0	0	0	FSWS8

EX bit 7	EX bit 6	EX bit 5	EX bit 4	EX bit 3	EX bit 2	EX bit 1	EX bit 0
FSWS7	FSWS6	FSWS5	FSWS4	FSWS3	FSWS2	FSWS1	FSWS0

- The value to be set in the FSWE8 to FSWE0 bits (bits 24 to 16) is the end block number (end block number in the window range + 1).
- The value to be set in the FSWC bit (bit 31) is for FSW mode control.
FSWC = 0/1 (at shipment): Respectively select shielding of the area inside the window range or outside the window range
- The value to be set in FSWS8 to FSWS0 bits (bits 8 to 0) is the start block number (start block number in the window range).
- The value to be set in the FSPR bit (bit 15) is for making the FSW setting to prohibit rewriting.
FSPR = 0/1 (at shipment): FSW is set to prohibit rewriting/FSW is set to enable rewriting.

(2) Programming of the read-prohibited area of software from a third party and the protection flag

Set the value to be set in the extra area data EX bits 31 to 0 shown below in the FLW31 to FLW0 bits of the FLWH and FLWL registers.

EX bit 31	EX bit 30	EX bit 29	EX bit 28	EX bit 27	EX bit 26	EX bit 25	EX bit 24
SWPR	—	—	—	—	—	—	UPAddr8

EX bit 23	EX bit 22	EX bit 21	EX bit 20	EX bit 19	EX bit 18	EX bit 17	EX bit 16
UPAddr7	UPAddr6	UPAddr5	UPAddr4	UPAddr3	UPAddr2	UPAddr1	UPAddr0

EX bit 15	EX bit 14	EX bit 13	EX bit 12	EX bit 11	EX bit 10	EX bit 9	EX bit 8
—	—	—	—	—	—	—	LOWAddr8

EX bit 7	EX bit 6	EX bit 5	EX bit 4	EX bit 3	EX bit 2	EX bit 1	EX bit 0
LOWAddr7	LOWAddr6	LOWAddr5	LOWAddr4	LOWAddr3	LOWAddr2	LOWAddr1	LOWAddr0

- The value to be set in the UPAddr8 to UPAddr0 (bits 24 to 16) is the number of the end block in the read-prohibited area of software from a third party.
- The value to be set in the LOWAddr8 to LOWAddr0 (bits 8 to 0) is the number of the start block in the read-prohibited area of software from a third party.
- The value to be set in the SWPR bit (bit 31) controls the prohibition of rewriting in the read-prohibited area of software from a third party.
SWPR = 0/1 (at shipment): Rewriting in the read-prohibited area is prohibited/rewriting in the read-prohibited area is enabled.

(3) Programming of the security flags and boot area switching flag

Set the value to be set in the extra area data EX bits 31 to 0 shown below in the FLW31 to FLW0 bits of the FLWH and FLWL registers.

EX bit 31	EX bit 30	EX bit 29	EX bit 28	EX bit 27	EX bit 26	EX bit 25	EX bit 24
1	1	1	1	1	1	1	1

EX bit 23	EX bit 22	EX bit 21	EX bit 20	EX bit 19	EX bit 18	EX bit 17	EX bit 16
1	1	1	1	1	1	1	1

EX bit 15	EX bit 14	EX bit 13	EX bit 12	EX bit 11	EX bit 10	EX bit 9	EX bit 8
1	1	1	WRPR	1	SEPR	BTPR	BTFLG

EX bit 7	EX bit 6	EX bit 5	EX bit 4	EX bit 3	EX bit 2	EX bit 1	EX bit 0
1	1	1	1	1	1	1	1

- The value to be set in the WRPR bit (bit 12) controls the prohibition of writing in serial programming mode.
WRPR = 0/1 (at shipment): Writing in serial programming mode is prohibited/writing in serial programming mode is enabled.
- The value to be set in the SEPR bit (bit 10) controls the prohibition of block erasure in serial programming mode.
SEPR = 0/1 (at shipment): Block erasure in serial programming mode is prohibited/block erasure in serial programming mode is enabled.
- The value to be set in the BTPR bit (bit 9) controls the prohibition of rewriting in the boot area through serial programming and self-programming.
BTPR = 0/1 (at shipment): Rewriting in the boot area is prohibited/rewriting in the boot area is enabled.
- The value to be set in the BTFLG bit (bit 8) is for control of the boot cluster to be set as the boot area when TMSPMD = 0; that is, boot swapping follows the information in the extra area (the BTFLG setting).
BTFLG = 0/1 (at shipment): The boot area is boot cluster 1/the boot area is boot cluster 0.

Caution 1. When changing the value of the BTFLG bit, set all other bits to 1.

Caution 2. When changing the values of security flags other than BTFLG to 0 (prohibition), read the register first and set the BTFLG bit to the same value as was read, and set the other bits to 1.

Caution 3. When setting the WRPR bit to 0 (prohibition), the WRPR bit can only be set to 1 (enabling) by executing the chip erase command in serial programming mode.

Note that if either of the prohibition settings listed below is made, executing the chip erase command in serial programming mode is not possible.

- SEPR = 0 (Block erasure is prohibited.)
- BTPR = 0 (Rewriting of the boot area is prohibited.)

33.6.6.9 Procedures for checking completion of the commands for use with the flash memory sequencer in the respective areas

Completion of an activated command for use with the flash memory sequencer requires the execution of the specific procedure for checking completion described below.

- Procedure for checking the completion of commands for use with the code/data flash memory area sequencer
<Procedure for checking completion>
 - (1) Wait until the SQEND flag of the FSASTH register is set after activating a command for use with the code/data flash memory area sequencer.
 - (2) Clear the SQST bit of the FSSQ register after confirming that the value of the SQEND flag of the FSASTH register is 1.
 - (3) Wait until the SQEND flag of the FSASTH register is cleared, at which point the procedure is completed.
- Procedure for checking the completion of commands for use with the extra area sequencer
<Procedure for checking completion>
 - (1) Wait until the ESQEND flag of the FSASTH register is set after activating a command for use with the extra area sequencer.
 - (2) Clear the ESQST bit of the FSSE register after confirming that the value of the ESQEND flag of the FSASTH register is 1.
 - (3) Wait until the ESQEND flag of the FSASTH register is cleared, at which point the procedure is completed.

33.6.6.10 Procedure for forcibly terminating a command for use with the code/data flash memory area sequencer

If an abnormal state arises during the execution of a command for use with the code/data flash memory area sequencer, forcibly terminating the command is possible.

Note that forcibly terminating a command for use with the extra area sequencer while it is in progress is not possible.

<Procedure for forcible termination>

- (1) Set the FSSTP bit of the FSSQ register to 1 between activating a command in step 1 and clearing the SQST bit of the FSSQ register in step 2 in the section titled "Procedure for checking the completion of commands for use with the code/data flash memory area sequencer" in **33.6.6.9 Procedures for checking completion of the commands for use with the flash memory sequencer in the respective areas**. This forcibly terminates the command for use with the code/data flash memory area sequencer which was activated.
- (2) Clear the SQST and FSSTP bits of the FSSQ register after confirming that the value of the SQEND flag of the FSASTH register is 1.
- (3) Wait until the SQEND flag of the FSASTH register is automatically cleared, at which point the procedure is completed.

33.6.7 Boot swap function

If rewriting in the boot area through self-programming failed by temporary power failure or other reasons, restarting a program by resetting or overwriting is disabled due to data destruction in the boot area.


The boot swap function is used to avoid this problem.

Before erasing boot cluster 0, which is a boot program area, through self-programming, write a new boot program to boot cluster 1 in advance. When the program has been correctly written to boot cluster 1, swap this boot cluster 1 and boot cluster 0 by using the set information function of the firmware of the RL78 microcontroller, so that boot cluster 1 is used as a boot area. After that, erase or write the original boot program area, boot cluster 0.

As a result, even if a power failure occurs while the area is being rewritten, the program is executed correctly because it is booted from boot cluster 1 to be swapped when the program is reset and started next.

Note A boot cluster is a 4-Kbyte area and boot clusters 0 and 1 are swapped by the boot swap function.

Figure 33 - 27 Boot Swap Function




In the example of the above figure, the boot areas before and after boot swapping are as follows.

Boot cluster 0: Boot area before boot swapping

Boot cluster 1: Boot area after boot swapping

Figure 33 - 28 Example of Executing Boot Swapping




<R> 33.6.8 Flash shield window function

The flash shield window function is provided as one of the security functions for use with self-programming. It disables writing to and erasing of areas selected as being either inside or outside the range specified as the window. This function is only effective for self-programming.

The window range can be set by specifying the start and end blocks. The window range can be set or changed during both serial programming and self-programming.

Writing to and erasing of areas selected as being either inside or outside the range specified as the window are disabled during self-programming. During serial programming, however, areas selected as being both inside and outside the range specified as the window can be written and erased.

<R> Figure 33 - 29 Flash Shield Window Setting Example (Target Devices: R7F100GLG, Start Block Number in the Window Range: 04H, End Block Number in the Window Range: 06H, FSWC: 1)



Caution 1. If the rewrite-prohibited area of the boot cluster 0 overlaps with the flash shield window range, prohibition to rewrite the boot cluster 0 takes priority.

Caution 2. The flash shield window can only be used for the code flash memory (and is not supported for the data flash memory).

<R> Table 33 - 13 Relationship between Flash Shield Window Function Setting/Change Methods and Commands

Programming Condition	Window Range Setting/Change Method	Command to be Executed	
		Block erase	Write
Self-programming	Specify the start block number (the start block number in the window range) and the end block number (the end block number in the window range + 1) by the flash self-programming code.	Block erasure is only possible either inside or outside the window range.	Writing is only possible either inside or outside the window range.
Serial programming	Specify the start block number (the start block number in the window range) and the end block number (the end block number in the window range) on GUI of dedicated flash memory programmer, etc.	Block erasure is possible both inside and outside the window range.	Writing is possible both inside and outside the window range.

Remark See 33.7 Security Settings to prohibit writing/erasure during serial programming.

<R> 33.6.9 Interrupts in code flash programming mode

33.6.9.1 Overview

When an interrupt occurs, reference to the interrupt vector in the ROM proceeds, and execution branches to the interrupt processing that is allocated in the up to 64-Kbyte ROM space in accord with the address in the interrupt vector (16 bits), from which the interrupt processing is executed. However, in code flash programming mode, where the code flash memory and extra area can be rewritten, referring to the ROM is not possible. As a result, the interrupt processing cannot be executed in this way.

Note that even when referring to the ROM is not possible, the interrupt processing can be executed by changing the branch destinations of the interrupts. Specifically, changing the branch destinations of all interrupts to specified addresses in the RAM enables the execution of interrupt processing from the RAM instead of by using the interrupt vector and interrupt processing in the ROM.

33.6.9.2 Operation to change the branch destinations of the interrupts

To change the branch destinations of the interrupts, set the interrupt vector change registers 1, 0 (FLSIVC1, FLSIVC0) and interrupt vector jump enable register (VECTCTRL) so that execution branches to an address in the RAM following an interrupt. This enables execution of the interrupt processing from the RAM without reference to the interrupt vector in the ROM, even when an interrupt occurs in code flash programming mode.

The FLSIVC1 and FLSIVC0 registers are used to specify the branch destination address in response to interrupts which occur during rewriting of the code flash memory or extra area. Set the values of the 16 lower-order bits and 4 higher-order bits of the branch destination address in the FLSIVC0 and FLSIVC1 registers, respectively.

Settings for control of the branch destination of interrupts that occur during self-programming are as follows.

- For branching to vector addresses in the ROM: VECTCTRL = 0 or FWEDIS of FLPMC = 1
- For branching to a RAM address: VECTCTRL = 1 (with FWEDIS of FLPMC = 0)

- Caution 1.** The user must determine the type of interrupt by checking the interrupt flags. Therefore, the interrupt flags are not automatically cleared after the VECTCTRL register has been set.
- Caution 2.** A changed interrupt branch destination in the ROM is not specifiable.
- Caution 3.** The change to the interrupt branch destination made by the VECTCTRL register is only effective during self-programming.
- Caution 4.** Disable interrupts while changing the interrupt branch destination to an address in the RAM.

33.6.9.3 Operation to change the interrupt branch destination

To specify interrupt processing from the RAM, update the FLSIVC1, FLSIVC0, and VECTCTRL registers while the value of the FWEDIS bit of the flash programming mode control register (FLPMC) is 0. Execute the specific sequence for use with the flash memory sequencer to handle the FWEDIS bit of the FLPMC register, and set the FLSIVC1, FLSIVC0, and VECTCTRL registers. The interrupt branch destination is thus changed to an address in RAM.

(1) When changing the interrupt branch destinations to an address in RAM

The following operation is for changing all interrupt branch destinations to a specified address in the RAM.

<Handling for change>

- Save the setting for enabling or disabling interrupts that was in place before starting this procedure and make the setting to disable interrupts.
- Execute the specific sequence and set the FWEDIS bit of the FLPMC register to 0.
 - <1> Write A5H to the PFCMD register.
 - <2> Write 00H to the FLPMC register (EEEMD = 0, FWEDIS = 0, FLSPM = 0).
 - <3> Write FFH to the FLPMC register (inverse of 00H).
 - <4> Write 00H to the FLPMC register (EEEMD = 0, FWEDIS = 0, FLSPM = 0).
- Specify an address in RAM in the FLSIVC1 and FLSIVC0 registers.
- Set the VECTCTRL register to 01H to set the RAM address as the branch destination for interrupts.
- Restore the saved setting for enabling or disabling interrupts.

Caution 1. Retain the value 0 in the FWEDIS bit as long as interrupt processing from the RAM remains specified.

Caution 2. Do not set the interrupt branch destination in the saddr space at addresses from FFE20H to FFEFFH.

Caution 3. When instructions are being executed from the RAM area and RAM parity error resets are enabled (RPERDIS = 0), initialize the RAM area where data access is to proceed + 10 bytes.

(2) When returning the interrupt branch destinations from the RAM address to the vectors in the ROM

The following operation is for returning the interrupt branch destinations to the addresses indicated by the interrupt vectors in the ROM (default state).

<Handling for returning to the ROM interrupt vectors>


- Save the setting for enabling or disabling interrupts that was in place before starting this procedure and make the setting to disable interrupts.
- Execute the specific sequence and set the FWEDIS bit of the FLPMC register to 1.
 - <1> Write A5H to the PFCMD register.
 - <2> Write 08H to the FLPMC register (EEEMD = 0, FWEDIS = 1, FLSPM = 0).
 - <3> Write F7H to the FLPMC register (inverse of 08H).
 - <4> Write 08H to the FLPMC register (EEEMD = 0, FWEDIS = 1, FLSPM = 0).
- Set the VECTCTRL register to 00H to set the vector addresses in the ROM as the interrupt branch destinations.
- Restore the saved setting for enabling or disabling interrupts.

<R> 33.6.10 Example of executing the commands to rewrite the flash memory areas

33.6.10.1 Example of executing the commands to rewrite the code flash memory area

Figure 33 - 30 shows the flow of executing the commands to rewrite the code flash memory area.


Figure 33 - 30 Flow of Executing the Commands to Rewrite the Code Flash Memory Area



33.6.10.2 Example of executing the commands to rewrite the data flash memory area

Figure 33 - 31 shows the flow of executing the commands to rewrite the data flash memory area.


Figure 33 - 31 Flow of Executing the Commands to Rewrite the Data Flash Memory Area



33.6.10.3 Example of executing the commands to rewrite the extra area

Figure 33 - 32 shows the flow of executing the commands to rewrite the extra area.

Figure 33 - 32 Flow of Executing the Commands to Rewrite the Extra Area



<R> 33.6.11 Notes on self-programming

- (1) Rewriting the code flash memory or extra area

To rewrite the code flash memory or extra area, place the code or values in the RAM.

- (2) Precondition for manipulating the data flash memory area

Before manipulating the data flash memory area, set the DFLEN bit of the data flash control register (DFLCTL) to 1 (enabling access to the data flash memory).

- (3) Execution of programs during rewriting of the flash memory

The flash memory sequencer is used to control rewriting of the flash memory during self-programming.

In the flash memory control modes where rewriting of the flash memory is enabled, reference to the flash memory to be manipulated is not possible.

- In code flash programming mode, reference to the code flash memory is not possible. Accordingly, in code flash programming mode, copy the user program that is to be executed from the ROM (code flash memory) and its data for reference to the RAM in advance so that the program can be executed and reference to the data in the RAM is possible.
- In data flash programming mode, reference to the data flash memory is not possible. Accordingly, in data flash programming mode, copy data that are for reference to the RAM in advance so that reference to the data in the RAM is possible.

33.7 Security Settings

The RL78 microcontroller supports a security function that prohibits rewriting the user program written to the internal flash memory, so that the program cannot be changed by an unauthorized person.

The operations shown below can be performed using the security set command.

- Disabling block erasure
Execution of the block erase command for a specific block in the code flash memory is prohibited during serial programming. However, blocks can be erased by means of self-programming.
- Disabling writing
Execution of the write command for entire blocks in the code flash memory is prohibited during serial programming. However, blocks can be written by means of self-programming.
After the setting to prohibit writing has been made, releasing the setting by the security release command is enabled by a reset.
- Disabling rewriting boot cluster 0
Execution of the block erase command and write command on boot cluster 0 (00000H to 00FFFH) in the code flash memory is prohibited by this setting.

The block erase, write commands, and rewriting boot cluster 0 are enabled by the default setting when the flash memory is shipped. Security can be set by serial programming and self-programming. Each security setting can be used in combination.

Table 33 - 14 shows the relationship between the erase and write commands when the RL78 microcontroller security function is enabled.

Caution The security function of the dedicated flash programmer does not support self-programming.

Remark To prohibit writing and erasure during self-programming, use the flash shield window function (see **33.6.8 Flash shield window function** for detail).

Table 33 - 14 Relationship between Enabling the Security Function and Commands

(1) During serial programming

Valid Security	Command to be Executed	
	Block Erase	Write
Prohibition of block erasure	Blocks cannot be erased.	Data can be written. Note
Prohibition of writing	Blocks can be erased.	Data cannot be written.
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

Note Confirm that no data have been written to the write area. If data in the area has not been erased, do not attempt further writing of data because data cannot be erased after the setting to prohibit block erasure has been made.

(2) During self-programming

Valid Security	Command to be Executed	
	Block Erase	Write
Prohibition of block erasure	Blocks can be erased.	Data can be written.
Prohibition of writing		
Prohibition of rewriting boot cluster 0	Boot cluster 0 cannot be erased.	Boot cluster 0 cannot be written.

Remark To prohibit writing and erasure during self-programming, use the flash shield window function (see **33.6.8 Flash shield window function** for detail).

Table 33 - 15 Setting Security in Each Programming Mode

(1) During serial programming

Security	Security Setting	Disabling the Security Setting
Prohibition of block erasure	Set via GUI of dedicated flash memory programmer, etc.	Disabling the setting is not possible.
Prohibition of writing		Set via GUI of dedicated flash memory programmer, etc.
Prohibition of rewriting boot cluster 0		Disabling the setting is not possible.

Caution The setting to prohibit writing can only be released when the settings to prohibit erasing blocks and rewriting boot cluster 0 are not made and the code and data flash memory areas are blank.

(2) During self-programming

Security	Security Setting	Disabling the Security Setting
Prohibition of block erasure	Set by using flash self-programming code.	Disabling the setting is not possible.
Prohibition of writing		Disabling the setting is not possible during self-programming (set via GUI of dedicated flash memory programmer, etc. during serial programming).
Prohibition of rewriting boot cluster 0		Disabling the setting is not possible.

33.8 Data Flash Memory

33.8.1 Overview of the data flash memory

An overview of the data flash memory is provided below.

- The user program can rewrite the data flash memory by using the Renesas flash driver. For details, refer to **RL78 Family Renesas Flash Driver RL78 Type01 User's Manual (R20UT4830EJ)**.
- The data flash memory can also be rewritten to through serial programming using the dedicated flash memory programmer or an external device.
- The data flash memory can be erased in 1-block (256-byte) units.
- The data flash memory can be accessed only in 8-bit units.
- The data flash memory can be directly read by CPU instructions.
- Instructions can be executed from the code flash memory while rewriting the data flash memory (that is, background operation (BGO) is supported).
- The data flash memory area is exclusively to be used for data, so executing instructions from the data flash memory is prohibited.
- Accessing the data flash memory is prohibited while rewriting the code flash memory (during self-programming).
- Manipulating the DFLCTL register is prohibited while rewriting the data flash memory.
- Transition to the STOP mode is prohibited while rewriting the data flash memory.

Caution 1. The data flash memory is stopped after a reset is canceled. The data flash control register (DFLCTL) must be set up in order to use the data flash memory.

Caution 2. The high-speed on-chip oscillator should be kept operating during rewriting of the data flash area. If it is stopped, it should be made to operate again (HIOSTOP = 0), and the Renesas flash driver should be re-executed after 5 μ s have elapsed.

Remark For rewriting the code flash memory via a user program, see **33.6 Self-Programming**.

33.8.2 Procedure for accessing the data flash memory

The data flash memory is stopped after release from a reset. For access to this memory, follow the procedure below to make the required initial setting.

<1> Set 1 in bit 0 (DFLEN) of the data flash control register (DFLCTL).

<2> Wait for the setup time by using a software timer, etc.

The setup time depends on the operating mode of the flash memory in terms of the main clock selection.

<Setup time for each operating mode of the flash memory>

- HS (high-speed main) mode: 250 ns
- LS (low-speed main) mode: 250 ns
- LP (low-power main) mode: 0 ns

<3> After the wait, the data flash memory can be accessed.

Caution 1. Accessing the data flash memory is prohibited during the setup time.

Caution 2. Transition to the STOP mode is prohibited during the setup time. To enter the STOP mode during the setup time, clear DFLEN to 0 and then execute the STOP instruction.

Caution 3. The high-speed on-chip oscillator should be kept operating during rewriting of the data flash area. If it is stopped, it should be made to operate again (HIOSTOP = 0), and the Renesas flash driver should be re-executed after 5 μ s have elapsed.


CHAPTER 34 ON-CHIP DEBUGGING

34.1 Connection between the E2 or E2 Lite On-chip Debugging Emulator and RL78/G23

On-chip debugging is handled by connecting the RL78 microcontroller and host machine through the E2 or E2 Lite on-chip debugging emulator. Pins V_{DD} , $\overline{RESET}$, TOOL0, and V_{SS} are used for connection to the emulator. Serial communications are handled through the TOOL0 pin as a single-line UART connection.

Caution RL78 microcontrollers have on-chip debugging functionality for use in the development and evaluation of user systems. Do not use on-chip debugging with products designated as part of mass production, because using this function may cause the guaranteed number of times the flash memory is rewriting to be exceeded, and product reliability therefore cannot be guaranteed. Renesas Electronics is not liable for problems occurring when on-chip debugging is used with products designated as part of mass production.

Figure 34 - 1 Example of Connection between the E2 or E2 Lite On-Chip Debugging Emulator and RL78/G23



Note 1. The connection shown as a broken line is not required for serial programming.


Note 2. If the reset circuit on the target system does not have a buffer so the reset signal is only generated through resistors and capacitors, this pull-up resistor is not required.

Caution This circuit diagram is an example where the reset signal is output from an N-channel open-drain buffer with an output resistance no greater than 100 Ω .

Remark Pins EVDD0, EVDD1, EVSS0, and EVSS1 are not present in some products. In such cases, use the V_{DD} and V_{SS} pins as the alternative.

34.2 Connection between the External Device that Incorporates UART and RL78/G23

On-board communications between an external device (a microcontroller or ASIC) that is connected to the RL78 microcontroller via a UART and the host machine is possible. Pins VDD, $\overline{\text{RESET}}$, TOOL0, Vss, TOOLTxD, and TOOLRxD are used for the communications. Communications between the external device and the RL78 microcontroller is established by serial communication using the TOOLTxD and TOOLRxD pins via the dedicated UART of the RL78 microcontroller.



Note 1. This pin is only present in the 64-pin, 80-pin, 100-pin and 128-pin products.

Note 2. Connect the REGC pin to the ground via a capacitor (0.47 to 1 μF).

Note 3. Set the port pin with which TOOLRxD is multiplexed as an input.

34.3 Security ID Codes for On-Chip Debugging

To protect against third parties reading the contents of memory, the RL78 microcontroller has on-chip debugging control bits in the flash memory at 000C3H (see **CHAPTER 32 OPTION BYTES**), and an area to hold the security ID code for on-chip debugging in the range from 000C4H to 000CDH.

When boot swapping is to be used in self-programming, 000C3H and the range from 000C4H to 000CDH are respectively replaced with 040C3H and the range from 040C4H to 040CDH. Therefore, set the same value as the settings in 000C3H and the range from 000C4H to 000CDH in 040C3H and the range from 040C4H to 040CDH.

Table 34 - 1 On-Chip Debug Security ID

Address	Security ID Code for On-Chip Debugging
000C4H to 000CDH	Any 10-byte ID code Note
040C4H to 040CDH	

Note The setting FFFFFFFFFFFFFFFFFFH is not allowed.


34.4 Allocation of Memory Spaces to User Resources

Allocation of memory spaces to user resources is required before communications between the RL78 microcontroller and E2 or E2 Lite on-chip debugging emulator, and on-chip debugging, can proceed. If you are using an assembler or compiler from Renesas Electronics, you can use linker options to allocate the memory spaces.

(1) Allocation of memory spaces to the user program

The shaded areas in **Figure 34 - 2** are reserved for the monitor program for debugging, and user programs and data cannot be allocated to these areas. When using on-chip debugging, ensure that nothing is allocated to these areas so that they can be secured for on-chip debugging. Also ensure that the contents of these areas are not modified by the user program.

Figure 34 - 2 Memory Spaces Allocated for Use by the Monitor Program for Debugging



Note 1. The address depends on the products as shown below.

Products	Address of Note 1
R7F100GxF (x = A to C, E to G, J, L)	17FFFFH
R7F100GxG (x = A to C, E to G, J, L, M, P)	1FFFFFH
R7F100GxH (x = A to C, E to G, J, L, M, P)	2FFFFFH
R7F100GxJ (x = A to C, E to G, J, L, M, P, S)	3FFFFFH
R7F100GxK (x = F, G, J, L, M, P, S)	5FFFFFH
R7F100GxL (x = F, G, J, L, M, P, S)	7FFFFFH
R7F100GxN (x = F, G, J, L, M, P, S)	BFFFFFH

Note 2. When the realtime RAM monitor (RRM) and dynamic memory modification (DMM) are not to be used, the size of this area is 256 bytes.

Note 3. During debugging, the reset vector is relocated to the address of the monitor program.

Note 4. Since this area is allocated immediately below the portion of the main stack area that is currently in use, the address range of this area depends on the amount of the stack in use other than for debugging. Accordingly, four additional bytes are required for the entire stack area. In the case of self-programming, this is a 12-byte area, so 12 additional bytes are required.

CHAPTER 35 BCD CORRECTION CIRCUIT

35.1 BCD Correction Circuit Function

The result of addition/subtraction of the BCD (binary-coded decimal) code and BCD code can be obtained as BCD code with this circuit.

The decimal correction operation result is obtained by performing addition/subtraction having the A register as the operand and then adding/subtracting the BCD correction result register (BCDADJ).

35.2 Register to Control the BCD Correction Circuit

The following register is used to control the BCD correction circuit.

- BCD correction result register (BCDADJ)

35.2.1 BCD correction result register (BCDADJ)

The BCDADJ register stores correction values for obtaining the add/subtract result as BCD code through add/subtract instructions using the A register as the operand.

The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags.

The BCDADJ register is read by an 8-bit memory manipulation instruction.

Reset input sets this register to undefined.

Figure 35 - 1 Format of BCD Correction Result Register (BCDADJ)

Address: F00FEH
 After reset: Undefined
 R/W: R

Symbol	7	6	5	4	3	2	1	0
BCDADJ								

35.3 BCD Correction Circuit Operation

The basic operation of the BCD correction circuit is as follows.

- (1) Addition: Obtaining the result of the binary addition of BCD values and BCD values as a BCD value
 - <1> The BCD code value to which addition is performed is stored in the A register.
 - <2> By adding the value of the A register and the second operand (value of one more BCD code to be added) as are in binary, the binary operation result is stored in the A register and the correction value is stored in the BCD correction result register (BCDADJ).
 - <3> Decimal correction is performed by adding in binary the values of the A register (addition result in binary) and the BCDADJ register (correction value), and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

Examples are shown below.

Example 1: $99 + 89 = 188$

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #99H ; <1>	99H	—	—	—
ADD A, #89H ; <2>	22H	1	1	66H
ADD A, !BCDADJ ; <3>	88H	1	0	—

Example 2: $85 + 15 = 100$

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #85H ; <1>	85H	—	—	—
ADD A, #15H ; <2>	9AH	0	0	66H
ADD A, !BCDADJ ; <3>	00H	1	1	—

Example 3: $80 + 80 = 160$

Instruction	A Register	CY Flag	AC Flag	BCDADJ Register
MOV A, #80H ; <1>	80H	—	—	—
ADD A, #80H ; <2>	00H	1	0	60H
ADD A, !BCDADJ ; <3>	60H	1	0	—

- (2) Subtraction: Obtaining the result of the binary subtraction of BCD values and BCD values as a BCD value
- <1> The BCD code value from which subtraction is performed is stored in the A register.
 - <2> By subtracting the value of the second operand (value of BCD code to be subtracted) from the A register as is in binary, the calculation result in binary is stored in the A register, and the correction value is stored in the BCD correction result register (BCDADJ).
 - <3> Decimal correction is performed by subtracting the value of the BCDADJ register (correction value) from the A register (subtraction result in binary) in binary, and the correction result is stored in the A register and CY flag.

Caution The value read from the BCDADJ register varies depending on the value of the A register when it is read and those of the CY and AC flags. Therefore, execute the instruction <3> after the instruction <2> instead of executing any other instructions. To perform BCD correction in the interrupt enabled state, saving and restoring the A register is required within the interrupt function. PSW (CY flag and AC flag) is restored by the RETI instruction.

An example is shown below.

Example: $91 - 52 = 39$

Instruction		A Register	CY Flag	AC Flag	BCDADJ Register
MOV	A, #91H ; <1>	91H	—	—	—
SUB	A, #52H ; <2>	3FH	0	1	06H
SUB	A, !BCDADJ ; <3>	39H	0	0	—

CHAPTER 36 INSTRUCTION SET

This chapter lists the instructions in the RL78 microcontroller instruction set. For details of each operation and operation code, refer to the separate document **RL78 Family User's Manual Software (R01US0015)**.

36.1 Conventions Used in Operation List

36.1.1 Operand identifiers and specification methods

Operands are described in the “Operand” column of each instruction in accordance with the description method of the instruction operand identifier (refer to the assembler specifications for details). When there are two or more description methods, select one of them. Alphabetic letters in capitals and the symbols, #, !, !!, \$, \$!, [], and ES: are keywords and are described as they are. Each symbol has the following meaning.

- #: Immediate data specification
- !: 16-bit absolute address specification
- !!: 20-bit absolute address specification
- \$: 8-bit relative address specification
- \$!: 16-bit relative address specification
- []: Indirect address specification
- ES: Extension address specification

In the case of immediate data, describe an appropriate numeric value or a label. When using a label, be sure to describe the #, !, !!, \$, \$!, [], and ES: symbols.

For operand register identifiers, r and rp, either function names (X, A, C, etc.) or absolute names (names in parentheses in the table below, R0, R1, R2, etc.) can be used for description.

Table 36 - 1 Operand Identifiers and Specification Methods

Identifier	Description Method
r	X (R0), A (R1), C (R2), B (R3), E (R4), D (R5), L (R6), H (R7)
rp	AX (RP0), BC (RP1), DE (RP2), HL (RP3)
sfr	Special-function register symbol (SFR symbol) FFF00H to FFFFFH
sfrp	Special-function register symbols (16-bit manipulatable SFR symbol. Even addresses only Note) FFF00H to FFFFFH
saddr	FFE20H to FFF1FH Immediate data or labels
saddrp	FFE20H to FF1FH Immediate data or labels (even addresses only Note)
addr20	00000H to FFFFFH Immediate data or labels
addr16	0000H to FFFFH Immediate data or labels (only even addresses for 16-bit data transfer instructions Note)
addr5	0080H to 00BFH Immediate data or labels (even addresses only)
word	16-bit immediate data or label
byte	8-bit immediate data or label
bit	3-bit immediate data or label
RBn	RB0 to RB3

Note Bit 0 = 0 when an odd address is specified.

Remark The special function registers can be described to operand sfr as symbols. See **Table 3 - 7 List of Special Function Registers (SFRs)** for the symbols of the special function registers. The extended special function registers can be described to operand !addr16 as symbols. See **Table 3 - 8 List of Extended Special Function Registers (2nd SFRs)** for the symbols of the extended special function registers.

36.1.2 Description of operation column

The operation when the instruction is executed is shown in the “Operation” column using the following symbols.

Table 36 - 2 Symbols in “Operation” Column

Symbol	Function
A	A register; 8-bit accumulator
X	X register
B	B register
C	C register
D	D register
E	E register
H	H register
L	L register
ES	ES register
CS	CS register
AX	AX register pair; 16-bit accumulator
BC	BC register pair
DE	DE register pair
HL	HL register pair
PC	Program counter
SP	Stack pointer
PSW	Program status word
CY	Carry flag
AC	Auxiliary carry flag
Z	Zero flag
RBS	Register bank select flag
IE	Interrupt request enable flag
()	Memory contents indicated by address or register contents in parentheses
XH, XL Xs, XH, XL	16-bit registers: XH = higher 8 bits, XL = lower 8 bits 20-bit registers: Xs = (bits 19 to 16), XH = (bits 15 to 8), XL = (bits 7 to 0)
^	Logical product (AND)
∨	Logical sum (OR)
⊕	Exclusive logical sum (exclusive OR)
—	Inverted data
addr5	16-bit immediate data (even addresses only in 0080H to 00BFH)
addr16	16-bit immediate data
addr20	20-bit immediate data
jdisp8	Signed 8-bit data (displacement value)
jdisp16	Signed 16-bit data (displacement value)

36.1.3 Description of flag operation column

The change of the flag value when the instruction is executed is shown in the “Flag” column using the following symbols.

Table 36 - 3 Symbols in “Flag” Column

Symbol	Change of Flag Value
(Blank)	Unchanged
0	Cleared to 0
1	Set to 1
×	Set/cleared according to the result
R	Previously saved value is restored

36.1.4 PREFIX instruction

Instructions with “ES:” have a PREFIX operation code as a prefix to extend the accessible data area to the 1 MB space (00000H to FFFFFH), by adding the ES register value to the 64 KB space from F0000H to FFFFFH. When a PREFIX operation code is attached as a prefix to the target instruction, only one instruction immediately after the PREFIX operation code is executed as the addresses with the ES register value added.

A interrupt and DTC transfer are not acknowledged between a PREFIX instruction code and the instruction immediately after.

Table 36 - 4 Use Example of PREFIX Operation Code

Instruction	Opcode				
	1	2	3	4	5
MOV !addr16, #byte	CFH	!addr16		#byte	—
MOV ES:!addr16, #byte	11H	CFH	!addr16		#byte
MOV A, [HL]	8BH	—	—	—	—
MOV A, ES: [HL]	11H	8BH	—	—	—

Caution Set the ES register value with MOV ES, A, etc., before executing the PREFIX instruction.

36.2 Operation List

Table 36 - 5 Operation List (1/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit data transfer	MOV	r, #byte	2	1	—	$r \leftarrow \text{byte}$			
		PSW, #byte	3	3	—	$\text{PSW} \leftarrow \text{byte}$	x	x	x
		CS, #byte	3	1	—	$\text{CS} \leftarrow \text{byte}$			
		ES, #byte	2	1	—	$\text{ES} \leftarrow \text{byte}$			
		!addr16, #byte	4	1	—	$(\text{addr16}) \leftarrow \text{byte}$			
		ES:!addr16, #byte	5	2	—	$(\text{ES}, \text{addr16}) \leftarrow \text{byte}$			
		saddr, #byte	3	1	—	$(\text{saddr}) \leftarrow \text{byte}$			
		sfr, #byte	3	1	—	$\text{sfr} \leftarrow \text{byte}$			
		[DE+byte], #byte	3	1	—	$(\text{DE} + \text{byte}) \leftarrow \text{byte}$			
		ES:[DE+byte], #byte	4	2	—	$((\text{ES}, \text{DE}) + \text{byte}) \leftarrow \text{byte}$			
		[HL+byte], #byte	3	1	—	$(\text{HL} + \text{byte}) \leftarrow \text{byte}$			
		ES:[HL+byte], #byte	4	2	—	$((\text{ES}, \text{HL}) + \text{byte}) \leftarrow \text{byte}$			
		[SP+byte], #byte	3	1	—	$(\text{SP} + \text{byte}) \leftarrow \text{byte}$			
		word[B], #byte	4	1	—	$(\text{B} + \text{word}) \leftarrow \text{byte}$			
		ES:word[B], #byte	5	2	—	$((\text{ES}, \text{B}) + \text{word}) \leftarrow \text{byte}$			
		word[C], #byte	4	1	—	$(\text{C} + \text{word}) \leftarrow \text{byte}$			
		ES:word[C], #byte	5	2	—	$((\text{ES}, \text{C}) + \text{word}) \leftarrow \text{byte}$			
		word[BC], #byte	4	1	—	$(\text{BC} + \text{word}) \leftarrow \text{byte}$			
		ES:word[BC], #byte	5	2	—	$((\text{ES}, \text{BC}) + \text{word}) \leftarrow \text{byte}$			
		A, r Note 3	1	1	—	$\text{A} \leftarrow r$			
		r, A Note 3	1	1	—	$r \leftarrow \text{A}$			
		A, PSW	2	1	—	$\text{A} \leftarrow \text{PSW}$			
		PSW, A	2	3	—	$\text{PSW} \leftarrow \text{A}$	x	x	x
		A, CS	2	1	—	$\text{A} \leftarrow \text{CS}$			
		CS, A	2	1	—	$\text{CS} \leftarrow \text{A}$			
		A, ES	2	1	—	$\text{A} \leftarrow \text{ES}$			
		ES, A	2	1	—	$\text{ES} \leftarrow \text{A}$			
		A, !addr16	3	1	4	$\text{A} \leftarrow (\text{addr16})$			
		A, ES:!addr16	4	2	5	$\text{A} \leftarrow (\text{ES}, \text{addr16})$			
		!addr16, A	3	1	—	$(\text{addr16}) \leftarrow \text{A}$			
		ES:!addr16, A	4	2	—	$(\text{ES}, \text{addr16}) \leftarrow \text{A}$			
		A, saddr	2	1	—	$\text{A} \leftarrow (\text{saddr})$			
		saddr, A	2	1	—	$(\text{saddr}) \leftarrow \text{A}$			

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. Except r = A

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 6 Operation List (2/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit data transfer	MOV	A, sfr	2	1	—	$A \leftarrow \text{sfr}$			
		sfr, A	2	1	—	$\text{sfr} \leftarrow A$			
		A, [DE]	1	1	4	$A \leftarrow (DE)$			
		[DE], A	1	1	—	$(DE) \leftarrow A$			
		A, ES:[DE]	2	2	5	$A \leftarrow (ES, DE)$			
		ES:[DE], A	2	2	—	$(ES, DE) \leftarrow A$			
		A, [HL]	1	1	4	$A \leftarrow (HL)$			
		[HL], A	1	1	—	$(HL) \leftarrow A$			
		A, ES:[HL]	2	2	5	$A \leftarrow (ES, HL)$			
		ES:[HL], A	2	2	—	$(ES, HL) \leftarrow A$			
		A, [DE+byte]	2	1	4	$A \leftarrow (DE + \text{byte})$			
		[DE+byte], A	2	1	—	$(DE + \text{byte}) \leftarrow A$			
		A, ES:[DE+byte]	3	2	5	$A \leftarrow ((ES, DE) + \text{byte})$			
		ES:[DE+byte], A	3	2	—	$((ES, DE) + \text{byte}) \leftarrow A$			
		A, [HL+byte]	2	1	4	$A \leftarrow (HL + \text{byte})$			
		[HL+byte], A	2	1	—	$(HL + \text{byte}) \leftarrow A$			
		A, ES:[HL+byte]	3	2	5	$A \leftarrow ((ES, HL) + \text{byte})$			
		ES:[HL+byte], A	3	2	—	$((ES, HL) + \text{byte}) \leftarrow A$			
		A, [SP+byte]	2	1	—	$A \leftarrow (SP + \text{byte})$			
		[SP+byte], A	2	1	—	$(SP + \text{byte}) \leftarrow A$			
		A, word[B]	3	1	4	$A \leftarrow (B + \text{word})$			
		word[B], A	3	1	—	$(B + \text{word}) \leftarrow A$			
		A, ES:word[B]	4	2	5	$A \leftarrow ((ES, B) + \text{word})$			
		ES:word[B], A	4	2	—	$((ES, B) + \text{word}) \leftarrow A$			
		A, word[C]	3	1	4	$A \leftarrow (C + \text{word})$			
		word[C], A	3	1	—	$(C + \text{word}) \leftarrow A$			
		A, ES:word[C]	4	2	5	$A \leftarrow ((ES, C) + \text{word})$			
		ES:word[C], A	4	2	—	$((ES, C) + \text{word}) \leftarrow A$			
		A, word[BC]	3	1	4	$A \leftarrow (BC + \text{word})$			
		word[BC], A	3	1	—	$(BC + \text{word}) \leftarrow A$			
		A, ES:word[BC]	4	2	5	$A \leftarrow ((ES, BC) + \text{word})$			
		ES:word[BC], A	4	2	—	$((ES, BC) + \text{word}) \leftarrow A$			

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 7 Operation List (3/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit data transfer	MOV	A, [HL+B]	2	1	4	$A \leftarrow (HL + B)$			
		[HL+B], A	2	1	—	$(HL + B) \leftarrow A$			
		A, ES:[HL+B]	3	2	5	$A \leftarrow ((ES, HL) + B)$			
		ES:[HL+B], A	3	2	—	$((ES, HL) + B) \leftarrow A$			
		A, [HL+C]	2	1	4	$A \leftarrow (HL + C)$			
		[HL+C], A	2	1	—	$(HL + C) \leftarrow A$			
		A, ES:[HL+C]	3	2	5	$A \leftarrow ((ES, HL) + C)$			
		ES:[HL+C], A	3	2	—	$((ES, HL) + C) \leftarrow A$			
		X, !addr16	3	1	4	$X \leftarrow (addr16)$			
		X, ES:!addr16	4	2	5	$X \leftarrow (ES, addr16)$			
		X, saddr	2	1	—	$X \leftarrow (saddr)$			
		B, !addr16	3	1	4	$B \leftarrow (addr16)$			
		B, ES:!addr16	4	2	5	$B \leftarrow (ES, addr16)$			
		B, saddr	2	1	—	$B \leftarrow (saddr)$			
		C, !addr16	3	1	4	$C \leftarrow (addr16)$			
		C, ES:!addr16	4	2	5	$C \leftarrow (ES, addr16)$			
		C, saddr	2	1	—	$C \leftarrow (saddr)$			
		ES, saddr	3	1	—	$ES \leftarrow (saddr)$			
	XCH	A, r Note 3	1 (r = X) 2 (other than r = X)	1	—	$A \longleftrightarrow r$			
		A, !addr16	4	2	—	$A \longleftrightarrow (addr16)$			
		A, ES:!addr16	5	3	—	$A \longleftrightarrow (ES, addr16)$			
		A, saddr	3	2	—	$A \longleftrightarrow (saddr)$			
		A, sfr	3	2	—	$A \longleftrightarrow sfr$			
		A, [DE]	2	2	—	$A \longleftrightarrow (DE)$			
		A, ES:[DE]	3	3	—	$A \longleftrightarrow (ES, DE)$			
		A, [HL]	2	2	—	$A \longleftrightarrow (HL)$			
		A, ES:[HL]	3	3	—	$A \longleftrightarrow (ES, HL)$			
		A, [DE+byte]	3	2	—	$A \longleftrightarrow (DE + \text{byte})$			
		A, ES:[DE+byte]	4	3	—	$A \longleftrightarrow ((ES, DE) + \text{byte})$			
		A, [HL+byte]	3	2	—	$A \longleftrightarrow (HL + \text{byte})$			
		A, ES:[HL+byte]	4	3	—	$A \longleftrightarrow ((ES, HL) + \text{byte})$			

Note 1. Number of CPU clocks (f_{CLK}) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (f_{CLK}) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. Except r = A

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 8 Operation List (4/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit data transfer	XCH	A, [HL+B]	2	2	—	$A \longleftrightarrow (HL + B)$			
		A, ES:[HL+B]	3	3	—	$A \longleftrightarrow ((ES, HL) + B)$			
		A, [HL+C]	2	2	—	$A \longleftrightarrow (HL + C)$			
		A, ES:[HL+C]	3	3	—	$A \longleftrightarrow ((ES, HL) + C)$			
	ONEB	A	1	1	—	$A \leftarrow 01H$			
		X	1	1	—	$X \leftarrow 01H$			
		B	1	1	—	$B \leftarrow 01H$			
		C	1	1	—	$C \leftarrow 01H$			
		!addr16	3	1	—	$(addr16) \leftarrow 01H$			
		ES:!addr16	4	2	—	$(ES, addr16) \leftarrow 01H$			
		saddr	2	1	—	$(saddr) \leftarrow 01H$			
	CLRB	A	1	1	—	$A \leftarrow 00H$			
		X	1	1	—	$X \leftarrow 00H$			
		B	1	1	—	$B \leftarrow 00H$			
		C	1	1	—	$C \leftarrow 00H$			
		!addr16	3	1	—	$(addr16) \leftarrow 00H$			
		ES:!addr16	4	2	—	$(ES, addr16) \leftarrow 00H$			
		saddr	2	1	—	$(saddr) \leftarrow 00H$			
	MOVS	[HL+byte], X	3	1	—	$(HL + byte) \leftarrow X$	x		x
		ES:[HL+byte], X	4	2	—	$(ES, HL + byte) \leftarrow X$	x		x
16-bit data transfer	MOVW	rp, #word	3	1	—	$rp \leftarrow word$			
		saddrp, #word	4	1	—	$(saddrp) \leftarrow word$			
		sfrp, #word	4	1	—	$sfrp \leftarrow word$			
		AX, rp Note 3	1	1	—	$AX \leftarrow rp$			
		rp, AX Note 3	1	1	—	$rp \leftarrow AX$			
		AX, !addr16	3	1	4	$AX \leftarrow (addr16)$			
		!addr16, AX	3	1	—	$(addr16) \leftarrow AX$			
		AX, ES:!addr16	4	2	5	$AX \leftarrow (ES, addr16)$			
		ES:!addr16, AX	4	2	—	$(ES, addr16) \leftarrow AX$			
		AX, saddrp	2	1	—	$AX \leftarrow (saddrp)$			
		saddrp, AX	2	1	—	$(saddrp) \leftarrow AX$			
		AX, sfrp	2	1	—	$AX \leftarrow sfrp$			
		sfrp, AX	2	1	—	$sfrp \leftarrow AX$			

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. Except rp = AX

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 9 Operation List (5/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
16-bit data transfer	MOVW	AX, [DE]	1	1	4	$AX \leftarrow (DE)$			
		[DE], AX	1	1	—	$(DE) \leftarrow AX$			
		AX, ES:[DE]	2	2	5	$AX \leftarrow (ES, DE)$			
		ES:[DE], AX	2	2	—	$(ES, DE) \leftarrow AX$			
		AX, [HL]	1	1	4	$AX \leftarrow (HL)$			
		[HL], AX	1	1	—	$(HL) \leftarrow AX$			
		AX, ES:[HL]	2	2	5	$AX \leftarrow (ES, HL)$			
		ES:[HL], AX	2	2	—	$(ES, HL) \leftarrow AX$			
		AX, [DE+byte]	2	1	4	$AX \leftarrow (DE + \text{byte})$			
		[DE+byte], AX	2	1	—	$(DE + \text{byte}) \leftarrow AX$			
		AX, ES:[DE+byte]	3	2	5	$AX \leftarrow ((ES, DE) + \text{byte})$			
		ES:[DE+byte], AX	3	2	—	$((ES, DE) + \text{byte}) \leftarrow AX$			
		AX, [HL+byte]	2	1	4	$AX \leftarrow (HL + \text{byte})$			
		[HL+byte], AX	2	1	—	$(HL + \text{byte}) \leftarrow AX$			
		AX, ES:[HL+byte]	3	2	5	$AX \leftarrow ((ES, HL) + \text{byte})$			
		ES:[HL+byte], AX	3	2	—	$((ES, HL) + \text{byte}) \leftarrow AX$			
		AX, [SP+byte]	2	1	—	$AX \leftarrow (SP + \text{byte})$			
		[SP+byte], AX	2	1	—	$(SP + \text{byte}) \leftarrow AX$			
		AX, word[B]	3	1	4	$AX \leftarrow (B + \text{word})$			
		word[B], AX	3	1	—	$(B + \text{word}) \leftarrow AX$			
		AX, ES:word[B]	4	2	5	$AX \leftarrow ((ES, B) + \text{word})$			
		ES:word[B], AX	4	2	—	$((ES, B) + \text{word}) \leftarrow AX$			
		AX, word[C]	3	1	4	$AX \leftarrow (C + \text{word})$			
		word[C], AX	3	1	—	$(C + \text{word}) \leftarrow AX$			
		AX, ES:word[C]	4	2	5	$AX \leftarrow ((ES, C) + \text{word})$			
		ES:word[C], AX	4	2	—	$((ES, C) + \text{word}) \leftarrow AX$			
		AX, word[BC]	3	1	4	$AX \leftarrow (BC + \text{word})$			
		word[BC], AX	3	1	—	$(BC + \text{word}) \leftarrow AX$			
		AX, ES:word[BC]	4	2	5	$AX \leftarrow ((ES, BC) + \text{word})$			
		ES:word[BC], AX	4	2	—	$((ES, BC) + \text{word}) \leftarrow AX$			

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 10 Operation List (6/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
16-bit data transfer	MOVW	BC, !addr16	3	1	4	$BC \leftarrow (addr16)$			
		BC, ES:!addr16	4	2	5	$BC \leftarrow (ES, addr16)$			
		DE, !addr16	3	1	4	$DE \leftarrow (addr16)$			
		DE, ES:!addr16	4	2	5	$DE \leftarrow (ES, addr16)$			
		HL, !addr16	3	1	4	$HL \leftarrow (addr16)$			
		HL, ES:!addr16	4	2	5	$HL \leftarrow (ES, addr16)$			
		BC, saddrp	2	1	—	$BC \leftarrow (saddrp)$			
		DE, saddrp	2	1	—	$DE \leftarrow (saddrp)$			
		HL, saddrp	2	1	—	$HL \leftarrow (saddrp)$			
	XCHW	AX, rp Note 3	1	1	—	$AX \longleftrightarrow rp$			
	ONEW	AX	1	1	—	$AX \leftarrow 0001H$			
		BC	1	1	—	$BC \leftarrow 0001H$			
	CLRW	AX	1	1	—	$AX \leftarrow 0000H$			
		BC	1	1	—	$BC \leftarrow 0000H$			
8-bit operation	ADD	A, #byte	2	1	—	$A, CY \leftarrow A + \text{byte}$	x	x	x
		saddr, #byte	3	2	—	$(saddr), CY \leftarrow (saddr) + \text{byte}$	x	x	x
		A, r Note 4	2	1	—	$A, CY \leftarrow A + r$	x	x	x
		r, A	2	1	—	$r, CY \leftarrow r + A$	x	x	x
		A, !addr16	3	1	4	$A, CY \leftarrow A + (addr16)$	x	x	x
		A, ES:!addr16	4	2	5	$A, CY \leftarrow A + (ES, addr16)$	x	x	x
		A, saddr	2	1	—	$A, C \leftarrow A + (saddr)$	x	x	x
		A, [HL]	1	1	4	$A, CY \leftarrow A + (HL)$	x	x	x
		A, ES:[HL]	2	2	5	$A, CY \leftarrow A + (ES, HL)$	x	x	x
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A + (HL + \text{byte})$	x	x	x
		A, ES:[HL+byte]	3	2	5	$A, CY \leftarrow A + ((ES, HL) + \text{byte})$	x	x	x
		A, [HL+B]	2	1	4	$A, CY \leftarrow A + (HL + B)$	x	x	x
		A, ES:[HL+B]	3	2	5	$A, CY \leftarrow A + ((ES, HL) + B)$	x	x	x
		A, [HL+C]	2	1	4	$A, CY \leftarrow A + (HL + C)$	x	x	x
		A, ES:[HL+C]	3	2	5	$A, CY \leftarrow A + ((ES, HL) + C)$	x	x	x

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. Except rp = AX

Note 4. Except r = A

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 11 Operation List (7/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	ADDC	A, #byte	2	1	—	$A, CY \leftarrow A + \text{byte} + CY$	x	x	x
		saddr, #byte	3	2	—	$(saddr), CY \leftarrow (saddr) + \text{byte} + CY$	x	x	x
		A, r Note 3	2	1	—	$A, CY \leftarrow A + r + CY$	x	x	x
		r, A	2	1	—	$r, CY \leftarrow r + A + CY$	x	x	x
		A, !addr16	3	1	4	$A, CY \leftarrow A + (\text{addr16}) + CY$	x	x	x
		A, ES:!addr16	4	2	5	$A, CY \leftarrow A + (ES, \text{addr16}) + CY$	x	x	x
		A, saddr	2	1	—	$A, CY \leftarrow A + (saddr) + CY$	x	x	x
		A, [HL]	1	1	4	$A, CY \leftarrow A + (HL) + CY$	x	x	x
		A, ES:[HL]	2	2	5	$A, CY \leftarrow A + (ES, HL) + CY$	x	x	x
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A + (HL + \text{byte}) + CY$	x	x	x
		A, ES:[HL+byte]	3	2	5	$A, CY \leftarrow A + ((ES, HL) + \text{byte}) + CY$	x	x	x
		A, [HL+B]	2	1	4	$A, CY \leftarrow A + (HL + B) + CY$	x	x	x
		A, ES:[HL+B]	3	2	5	$A, CY \leftarrow A + ((ES, HL) + B) + CY$	x	x	x
		A, [HL+C]	2	1	4	$A, CY \leftarrow A + (HL + C) + CY$	x	x	x
		A, ES:[HL+C]	3	2	5	$A, CY \leftarrow A + ((ES, HL) + C) + CY$	x	x	x
	SUB	A, #byte	2	1	—	$A, CY \leftarrow A - \text{byte}$	x	x	x
		saddr, #byte	3	2	—	$(saddr), CY \leftarrow (saddr) - \text{byte}$	x	x	x
		A, r Note 3	2	1	—	$A, CY \leftarrow A - r$	x	x	x
		r, A	2	1	—	$r, CY \leftarrow r - A$	x	x	x
		A, !addr16	3	1	4	$A, CY \leftarrow A - (\text{addr16})$	x	x	x
		A, ES:!addr16	4	2	5	$A, CY \leftarrow A - (ES, \text{addr16})$	x	x	x
		A, saddr	2	1	—	$A, CY \leftarrow A - (saddr)$	x	x	x
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL)$	x	x	x
		A, ES:[HL]	2	2	5	$A, CY \leftarrow A - (ES, HL)$	x	x	x
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A - (HL + \text{byte})$	x	x	x
		A, ES:[HL+byte]	3	2	5	$A, CY \leftarrow A - ((ES, HL) + \text{byte})$	x	x	x
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (HL + B)$	x	x	x
		A, ES:[HL+B]	3	2	5	$A, CY \leftarrow A - ((ES, HL) + B)$	x	x	x
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL + C)$	x	x	x
		A, ES:[HL+C]	3	2	5	$A, CY \leftarrow A - ((ES, HL) + C)$	x	x	x

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. Except r = A

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 12 Operation List (8/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	SUBC	A, #byte	2	1	—	$A, CY \leftarrow A - \text{byte} - CY$	x	x	x
		saddr, #byte	3	2	—	$(saddr), CY \leftarrow (saddr) - \text{byte} - CY$	x	x	x
		A, r Note 3	2	1	—	$A, CY \leftarrow A - r - CY$	x	x	x
		r, A	2	1	—	$r, CY \leftarrow r - A - CY$	x	x	x
		A, !addr16	3	1	4	$A, CY \leftarrow A - (\text{addr16}) - CY$	x	x	x
		A, ES:!addr16	4	2	5	$A, CY \leftarrow A - (ES, \text{addr16}) - CY$	x	x	x
		A, saddr	2	1	—	$A, CY \leftarrow A - (saddr) - CY$	x	x	x
		A, [HL]	1	1	4	$A, CY \leftarrow A - (HL) - CY$	x	x	x
		A, ES:[HL]	2	2	5	$A, CY \leftarrow A - (ES, HL) - CY$	x	x	x
		A, [HL+byte]	2	1	4	$A, CY \leftarrow A - (HL + \text{byte}) - CY$	x	x	x
		A, ES:[HL+byte]	3	2	5	$A, CY \leftarrow A - ((ES, HL) + \text{byte}) - CY$	x	x	x
		A, [HL+B]	2	1	4	$A, CY \leftarrow A - (HL + B) - CY$	x	x	x
		A, ES:[HL+B]	3	2	5	$A, CY \leftarrow A - ((ES, HL) + B) - CY$	x	x	x
		A, [HL+C]	2	1	4	$A, CY \leftarrow A - (HL + C) - CY$	x	x	x
		A, ES:[HL+C]	3	2	5	$A, CY \leftarrow A - ((ES:HL) + C) - CY$	x	x	x
	AND	A, #byte	2	1	—	$A \leftarrow A \wedge \text{byte}$	x		
		saddr, #byte	3	2	—	$(saddr) \leftarrow (saddr) \wedge \text{byte}$	x		
		A, r Note 3	2	1	—	$A \leftarrow A \wedge r$	x		
		r, A	2	1	—	$R \leftarrow r \wedge A$	x		
		A, !addr16	3	1	4	$A \leftarrow A \wedge (\text{addr16})$	x		
		A, ES:!addr16	4	2	5	$A \leftarrow A \wedge (ES:\text{addr16})$	x		
		A, saddr	2	1	—	$A \leftarrow A \wedge (saddr)$	x		
		A, [HL]	1	1	4	$A \leftarrow A \wedge (HL)$	x		
		A, ES:[HL]	2	2	5	$A \leftarrow A \wedge (ES:HL)$	x		
		A, [HL+byte]	2	1	4	$A \leftarrow A \wedge (HL + \text{byte})$	x		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \wedge ((ES:HL) + \text{byte})$	x		
		A, [HL+B]	2	1	4	$A \leftarrow A \wedge (HL + B)$	x		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \wedge ((ES:HL) + B)$	x		
		A, [HL+C]	2	1	4	$A \leftarrow A \wedge (HL + C)$	x		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \wedge ((ES:HL) + C)$	x		

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. Except r = A

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 13 Operation List (9/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	OR	A, #byte	2	1	—	$A \leftarrow A \vee \text{byte}$	x		
		saddr, #byte	3	2	—	$(\text{saddr}) \leftarrow (\text{saddr}) \vee \text{byte}$	x		
		A, r Note 3	2	1	—	$A \leftarrow A \vee r$	x		
		r, A	2	1	—	$r \leftarrow r \vee A$	x		
		A, !addr16	3	1	4	$A \leftarrow A \vee (\text{addr16})$	x		
		A, ES:!addr16	4	2	5	$A \leftarrow A \vee (\text{ES:addr16})$	x		
		A, saddr	2	1	—	$A \leftarrow A \vee (\text{saddr})$	x		
		A, [HL]	1	1	4	$A \leftarrow A \vee (\text{HL})$	x		
		A, ES:[HL]	2	2	5	$A \leftarrow A \vee (\text{ES:HL})$	x		
		A, [HL+byte]	2	1	4	$A \leftarrow A \vee (\text{HL} + \text{byte})$	x		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \vee ((\text{ES:HL}) + \text{byte})$	x		
		A, [HL+B]	2	1	4	$A \leftarrow A \vee (\text{HL} + B)$	x		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \vee ((\text{ES:HL}) + B)$	x		
		A, [HL+C]	2	1	4	$A \leftarrow A \vee (\text{HL} + C)$	x		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \vee ((\text{ES:HL}) + C)$	x		
	XOR	A, #byte	2	1	—	$A \leftarrow A \nabla \text{byte}$	x		
		saddr, #byte	3	2	—	$(\text{saddr}) \leftarrow (\text{saddr}) \nabla \text{byte}$	x		
		A, r Note 3	2	1	—	$A \leftarrow A \nabla r$	x		
		r, A	2	1	—	$r \leftarrow r \nabla A$	x		
		A, !addr16	3	1	4	$A \leftarrow A \nabla (\text{addr16})$	x		
		A, ES:!addr16	4	2	5	$A \leftarrow A \nabla (\text{ES:addr16})$	x		
		A, saddr	2	1	—	$A \leftarrow A \nabla (\text{saddr})$	x		
		A, [HL]	1	1	4	$A \leftarrow A \nabla (\text{HL})$	x		
		A, ES:[HL]	2	2	5	$A \leftarrow A \nabla (\text{ES:HL})$	x		
		A, [HL+byte]	2	1	4	$A \leftarrow A \nabla (\text{HL} + \text{byte})$	x		
		A, ES:[HL+byte]	3	2	5	$A \leftarrow A \nabla ((\text{ES:HL}) + \text{byte})$	x		
		A, [HL+B]	2	1	4	$A \leftarrow A \nabla (\text{HL} + B)$	x		
		A, ES:[HL+B]	3	2	5	$A \leftarrow A \nabla ((\text{ES:HL}) + B)$	x		
		A, [HL+C]	2	1	4	$A \leftarrow A \nabla (\text{HL} + C)$	x		
		A, ES:[HL+C]	3	2	5	$A \leftarrow A \nabla ((\text{ES:HL}) + C)$	x		

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. Except r = A

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 14 Operation List (10/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
8-bit operation	CMP	A, #byte	2	1	—	A - byte	x	x	x
		!addr16, #byte	4	1	4	(addr16) - byte	x	x	x
		ES:!addr16, #byte	5	2	5	(ES:addr16) - byte	x	x	x
		saddr, #byte	3	1	—	(saddr) - byte	x	x	x
		A, r Note 3	2	1	—	A - r	x	x	x
		r, A	2	1	—	r - A	x	x	x
		A, !addr16	3	1	4	A - (addr16)	x	x	x
		A, ES:!addr16	4	2	5	A - (ES:addr16)	x	x	x
		A, saddr	2	1	—	A - (saddr)	x	x	x
		A, [HL]	1	1	4	A - (HL)	x	x	x
		A, ES:[HL]	2	2	5	A - (ES:HL)	x	x	x
		A, [HL+byte]	2	1	4	A - (HL + byte)	x	x	x
		A, ES:[HL+byte]	3	2	5	A - ((ES:HL) + byte)	x	x	x
		A, [HL+B]	2	1	4	A - (HL + B)	x	x	x
		A, ES:[HL+B]	3	2	5	A - ((ES:HL) + B)	x	x	x
		A, [HL+C]	2	1	4	A - (HL + C)	x	x	x
		A, ES:[HL+C]	3	2	5	A - ((ES:HL) + C)	x	x	x
	CMP0	A	1	1	—	A - 00H	x	0	0
		X	1	1	—	X - 00H	x	0	0
		B	1	1	—	B - 00H	x	0	0
		C	1	1	—	C - 00H	x	0	0
		!addr16	3	1	4	(addr16) - 00H	x	0	0
		ES:!addr16	4	2	5	(ES:addr16) - 00H	x	0	0
		saddr	2	1	—	(saddr) - 00H	x	0	0
	CMPS	X, [HL+byte]	3	1	4	X - (HL + byte)	x	x	x
		X, ES:[HL+byte]	4	2	5	X - ((ES:HL) + byte)	x	x	x

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. Except r = A

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 15 Operation List (11/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
16-bit operation	ADDW	AX, #word	3	1	—	$AX, CY \leftarrow AX + \text{word}$	x	x	x
		AX, AX	1	1	—	$AX, CY \leftarrow AX + AX$	x	x	x
		AX, BC	1	1	—	$AX, CY \leftarrow AX + BC$	x	x	x
		AX, DE	1	1	—	$AX, CY \leftarrow AX + DE$	x	x	x
		AX, HL	1	1	—	$AX, CY \leftarrow AX + HL$	x	x	x
		AX, !addr16	3	1	4	$AX, CY \leftarrow AX + (\text{addr16})$	x	x	x
		AX, ES:!addr16	4	2	5	$AX, CY \leftarrow AX + (ES:\text{addr16})$	x	x	x
		AX, saddrp	2	1	—	$AX, CY \leftarrow AX + (\text{saddrp})$	x	x	x
		AX, [HL+byte]	3	1	4	$AX, CY \leftarrow AX + (HL + \text{byte})$	x	x	x
		AX, ES: [HL+byte]	4	2	5	$AX, CY \leftarrow AX + ((ES:HL) + \text{byte})$	x	x	x
	SUBW	AX, #word	3	1	—	$AX, CY \leftarrow AX - \text{word}$	x	x	x
		AX, BC	1	1	—	$AX, CY \leftarrow AX - BC$	x	x	x
		AX, DE	1	1	—	$AX, CY \leftarrow AX - DE$	x	x	x
		AX, HL	1	1	—	$AX, CY \leftarrow AX - HL$	x	x	x
		AX, !addr16	3	1	4	$AX, CY \leftarrow AX - (\text{addr16})$	x	x	x
		AX, ES:!addr16	4	2	5	$AX, CY \leftarrow AX - (ES:\text{addr16})$	x	x	x
		AX, saddrp	2	1	—	$AX, CY \leftarrow AX - (\text{saddrp})$	x	x	x
		AX, [HL+byte]	3	1	4	$AX, CY \leftarrow AX - (HL + \text{byte})$	x	x	x
		AX, ES: [HL+byte]	4	2	5	$AX, CY \leftarrow AX - ((ES:HL) + \text{byte})$	x	x	x
	CMPW	AX, #word	3	1	—	$AX - \text{word}$	x	x	x
		AX, BC	1	1	—	$AX - BC$	x	x	x
		AX, DE	1	1	—	$AX - DE$	x	x	x
		AX, HL	1	1	—	$AX - HL$	x	x	x
		AX, !addr16	3	1	4	$AX - (\text{addr16})$	x	x	x
		AX, ES:!addr16	4	2	5	$AX - (ES:\text{addr16})$	x	x	x
		AX, saddrp	2	1	—	$AX - (\text{saddrp})$	x	x	x
		AX, [HL+byte]	3	1	4	$AX - (HL + \text{byte})$	x	x	x
		AX, ES: [HL+byte]	4	2	5	$AX - ((ES:HL) + \text{byte})$	x	x	x

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 16 Operation List (12/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
Multiply, Divide, Multiply & accumulate	MULU	X	1	1	—	$AX \leftarrow A \times X$			
	MULHU		3	2	—	$BCAX \leftarrow AX \times BC$ (unsigned)			
	MULH		3	2	—	$BCAX \leftarrow AX \times BC$ (signed)			
	DIVHU		3	9	—	AX (quotient), DE (remainder) $\leftarrow AX \div DE$ (unsigned)			
	DIVWU		3	17	—	$BCAX$ (quotient), $HLDE$ (remainder) $\leftarrow BCAX \div HLDE$ (unsigned)			
	MACHU		3	3	—	$MACR \leftarrow MACR + AX \times BC$ (unsigned)		x	x
	MACH		3	3	—	$MACR \leftarrow MACR + AX \times BC$ (signed)		x	x

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Caution Disable interrupts when executing the DIVHU or DIVWU instruction in an interrupt servicing routine. Alternatively, unless they are executed in the RAM area, note that execution of a DIVHU or DIVWU instruction is possible even with interrupts enabled as long as a NOP instruction is added immediately after the DIVHU or DIVWU instruction in the assembly language source code. The following compilers automatically add a NOP instruction immediately after any DIVHU or DIVWU instruction output during the build process.

- V. 1.01.00 and later versions of CC-RL (Renesas Electronics compiler), for both C and assembly language source code
- V. 1.71 and later versions of the CA78K0R (Renesas Electronics compiler), for both C and assembly language source code
- Service pack 1.40.3 and later versions of the EWRL78 (IAR compiler), for C language source code
- LLVM RL78 (CyberTHOR compiler), for both C and C++ language source code
- GNURL78 (CyberTHOR compiler), for both C and C++ language source code

Remark 1. Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Remark 2. MACR indicates the multiplication and accumulation register (MACRH, MACRL).

Table 36 - 17 Operation List (13/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
Increment/decrement	INC	r	1	1	—	$r \leftarrow r + 1$	x	x	
		laddr16	3	2	—	$(addr16) \leftarrow (addr16) + 1$	x	x	
		ES:laddr16	4	3	—	$(ES, addr16) \leftarrow (ES, addr16) + 1$	x	x	
		saddr	2	2	—	$(saddr) \leftarrow (saddr) + 1$	x	x	
		[HL+byte]	3	2	—	$(HL + byte) \leftarrow (HL + byte) + 1$	x	x	
		ES: [HL+byte]	4	3	—	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$	x	x	
	DEC	r	1	1	—	$r \leftarrow r - 1$	x	x	
		laddr16	3	2	—	$(addr16) \leftarrow (addr16) - 1$	x	x	
		ES:laddr16	4	3	—	$(ES, addr16) \leftarrow (ES, addr16) - 1$	x	x	
		saddr	2	2	—	$(saddr) \leftarrow (saddr) - 1$	x	x	
		[HL+byte]	3	2	—	$(HL + byte) \leftarrow (HL + byte) - 1$	x	x	
		ES: [HL+byte]	4	3	—	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$	x	x	
	INCW	rp	1	1	—	$rp \leftarrow rp + 1$			
		laddr16	3	2	—	$(addr16) \leftarrow (addr16) + 1$			
		ES:laddr16	4	3	—	$(ES, addr16) \leftarrow (ES, addr16) + 1$			
		saddrp	2	2	—	$(saddrp) \leftarrow (saddrp) + 1$			
		[HL+byte]	3	2	—	$(HL + byte) \leftarrow (HL + byte) + 1$			
		ES: [HL+byte]	4	3	—	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) + 1$			
	DECW	rp	1	1	—	$rp \leftarrow rp - 1$			
		laddr16	3	2	—	$(addr16) \leftarrow (addr16) - 1$			
		ES:laddr16	4	3	—	$(ES, addr16) \leftarrow (ES, addr16) - 1$			
		saddrp	2	2	—	$(saddrp) \leftarrow (saddrp) - 1$			
		[HL+byte]	3	2	—	$(HL + byte) \leftarrow (HL + byte) - 1$			
		ES: [HL+byte]	4	3	—	$((ES:HL) + byte) \leftarrow ((ES:HL) + byte) - 1$			
Shift	SHR	A, cnt	2	1	—	$(CY \leftarrow A_0, A_m - 1 \leftarrow A_m, A_7 \leftarrow 0) \times cnt$			x
	SHRW	AX, cnt	2	1	—	$(CY \leftarrow AX_0, AX_m - 1 \leftarrow AX_m, AX_{15} \leftarrow 0) \times cnt$			x
	SHL	A, cnt	2	1	—	$(CY \leftarrow A_7, A_m \leftarrow A_m - 1, A_0 \leftarrow 0) \times cnt$			x
		B, cnt	2	1	—	$(CY \leftarrow B_7, B_m \leftarrow B_m - 1, B_0 \leftarrow 0) \times cnt$			x
		C, cnt	2	1	—	$(CY \leftarrow C_7, C_m \leftarrow C_m - 1, C_0 \leftarrow 0) \times cnt$			x
	SHLW	AX, cnt	2	1	—	$(CY \leftarrow AX_{15}, AX_m \leftarrow AX_m - 1, AX_0 \leftarrow 0) \times cnt$			x
		BC, cnt	2	1	—	$(CY \leftarrow BC_{15}, BC_m \leftarrow BC_m - 1, BC_0 \leftarrow 0) \times cnt$			x
	SAR	A, cnt	2	1	—	$(CY \leftarrow A_0, A_m - 1 \leftarrow A_m, A_7 \leftarrow A_7) \times cnt$			x
	SARW	AX, cnt	2	1	—	$(CY \leftarrow AX_0, AX_m - 1 \leftarrow AX_m, AX_{15} \leftarrow AX_{15}) \times cnt$			x

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Remark 1. Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Remark 2. cnt indicates the bit shift count.

Table 36 - 18 Operation List (14/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
Rotate	ROR	A, 1	2	1	—	$(CY, A_7 \leftarrow A_0, A_{m-1} \leftarrow A_m) \times 1$			x
	ROL	A, 1	2	1	—	$(CY, A_0 \leftarrow A_7, A_{m+1} \leftarrow A_m) \times 1$			x
	RORC	A, 1	2	1	—	$(CY \leftarrow A_0, A_7 \leftarrow CY, A_{m-1} \leftarrow A_m) \times 1$			x
	ROLC	A, 1	2	1	—	$(CY \leftarrow A_7, A_0 \leftarrow CY, A_{m+1} \leftarrow A_m) \times 1$			x
	ROLWC	AX, 1	2	1	—	$(CY \leftarrow AX_{15}, AX_0 \leftarrow CY, AX_{m+1} \leftarrow AX_m) \times 1$			x
		BC, 1	2	1	—	$(CY \leftarrow BC_{15}, BC_0 \leftarrow CY, BC_{m+1} \leftarrow BC_m) \times 1$			x
Bit manipulate	MOV1	CY, A.bit	2	1	—	$CY \leftarrow A.bit$			x
		A.bit, CY	2	1	—	$A.bit \leftarrow CY$			
		CY, PSW.bit	3	1	—	$CY \leftarrow PSW.bit$			x
		PSW.bit, CY	3	4	—	$PSW.bit \leftarrow CY$	x	x	
		CY, saddr.bit	3	1	—	$CY \leftarrow (saddr).bit$			x
		saddr.bit, CY	3	2	—	$(saddr).bit \leftarrow CY$			
		CY, sfr.bit	3	1	—	$CY \leftarrow sfr.bit$			x
		sfr.bit, CY	3	2	—	$sfr.bit \leftarrow CY$			
		CY, [HL].bit	2	1	4	$CY \leftarrow (HL).bit$			x
		[HL].bit, CY	2	2	—	$(HL).bit \leftarrow CY$			
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow (ES, HL).bit$			x
		ES:[HL].bit, CY	3	3	—	$(ES, HL).bit \leftarrow CY$			
	AND1	CY, A.bit	2	1	—	$CY \leftarrow CY \wedge A.bit$			x
		CY, PSW.bit	3	1	—	$CY \leftarrow CY \wedge PSW.bit$			x
		CY, saddr.bit	3	1	—	$CY \leftarrow CY \wedge (saddr).bit$			x
		CY, sfr.bit	3	1	—	$CY \leftarrow CY \wedge sfr.bit$			x
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \wedge (HL).bit$			x
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \wedge (ES, HL).bit$			x
	OR1	CY, A.bit	2	1	—	$CY \leftarrow CY \vee A.bit$			x
		CY, PSW.bit	3	1	—	$CY \leftarrow CY \vee PSW.bit$			x
		CY, saddr.bit	3	1	—	$CY \leftarrow CY \vee (saddr).bit$			x
		CY, sfr.bit	3	1	—	$CY \leftarrow CY \vee sfr.bit$			x
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \vee (HL).bit$			x
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \vee (ES, HL).bit$			x

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 19 Operation List (15/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
Bit manipulate	XOR1	CY, A.bit	2	1	—	$CY \leftarrow CY \nabla A.bit$			x
		CY, PSW.bit	3	1	—	$CY \leftarrow CY \nabla PSW.bit$			x
		CY, saddr.bit	3	1	—	$CY \leftarrow CY \nabla (saddr).bit$			x
		CY, sfr.bit	3	1	—	$CY \leftarrow CY \nabla sfr.bit$			x
		CY, [HL].bit	2	1	4	$CY \leftarrow CY \nabla (HL).bit$			x
		CY, ES:[HL].bit	3	2	5	$CY \leftarrow CY \nabla (ES, HL).bit$			x
	SET1	A.bit	2	1	—	$A.bit \leftarrow 1$			
		PSW.bit	3	4	—	$PSW.bit \leftarrow 1$	x	x	x
		!addr16.bit	4	2	—	$(addr16).bit \leftarrow 1$			
		ES:!addr16.bit	5	3	—	$(ES, addr16).bit \leftarrow 1$			
		saddr.bit	3	2	—	$(saddr).bit \leftarrow 1$			
		sfr.bit	3	2	—	$sfr.bit \leftarrow 1$			
		[HL].bit	2	2	—	$(HL).bit \leftarrow 1$			
		ES:[HL].bit	3	3	—	$(ES, HL).bit \leftarrow 1$			
	CLR1	A.bit	2	1	—	$A.bit \leftarrow 0$			
		PSW.bit	3	4	—	$PSW.bit \leftarrow 0$	x	x	x
		!addr16.bit	4	2	—	$(addr16).bit \leftarrow 0$			
		ES:!addr16.bit	5	3	—	$(ES, addr16).bit \leftarrow 0$			
		saddr.bit	3	2	—	$(saddr).bit \leftarrow 0$			
		sfr.bit	3	2	—	$sfr.bit \leftarrow 0$			
		[HL].bit	2	2	—	$(HL).bit \leftarrow 0$			
		ES:[HL].bit	3	3	—	$(ES, HL).bit \leftarrow 0$			
	SET1	CY	2	1	—	$CY \leftarrow 1$			1
	CLR1	CY	2	1	—	$CY \leftarrow 0$			0
	NOT1	CY	2	1	—	$CY \leftarrow \overline{CY}$			x

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 20 Operation List (16/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
Call/return	CALL	rp	2	3	—	$(SP - 2) \leftarrow (PC + 2)_S, (SP - 3) \leftarrow (PC + 2)_H,$ $(SP - 4) \leftarrow (PC + 2)_L, PC \leftarrow CS, rp,$ $SP \leftarrow SP - 4$			
		\$!addr20	3	3	—	$(SP - 2) \leftarrow (PC + 3)_S, (SP - 3) \leftarrow (PC + 3)_H,$ $(SP - 4) \leftarrow (PC + 3)_L, PC \leftarrow PC + 3 + jdisp16,$ $SP \leftarrow SP - 4$			
		!addr16	3	3	—	$(SP - 2) \leftarrow (PC + 3)_S, (SP - 3) \leftarrow (PC + 3)_H,$ $(SP - 4) \leftarrow (PC + 3)_L, PC \leftarrow 0000, addr16,$ $SP \leftarrow SP - 4$			
		!!addr20	4	3	—	$(SP - 2) \leftarrow (PC + 4)_S, (SP - 3) \leftarrow (PC + 4)_H,$ $(SP - 4) \leftarrow (PC + 4)_L, PC \leftarrow addr20,$ $SP \leftarrow SP - 4$			
	CALLT	[addr5]	2	5	—	$(SP - 2) \leftarrow (PC + 2)_S, (SP - 3) \leftarrow (PC + 2)_H,$ $(SP - 4) \leftarrow (PC + 2)_L, PC_S \leftarrow 0000,$ $PC_H \leftarrow (0000, addr5 + 1),$ $PC_L \leftarrow (0000, addr5),$ $SP \leftarrow SP - 4$			
	BRK	—	2	5	—	$(SP - 1) \leftarrow PSW, (SP - 2) \leftarrow (PC + 2)_S,$ $(SP - 3) \leftarrow (PC + 2)_H, (SP - 4) \leftarrow (PC + 2)_L,$ $PC_S \leftarrow 0000,$ $PC_H \leftarrow (0007FH), PC_L \leftarrow (0007EH),$ $SP \leftarrow SP - 4, IE \leftarrow 0$			
	RET	—	1	6	—	$PC_L \leftarrow (SP), PC_H \leftarrow (SP + 1),$ $PC_S \leftarrow (SP + 2), SP \leftarrow SP + 4$			
	RETI	—	2	6	—	$PC_L \leftarrow (SP), PC_H \leftarrow (SP + 1),$ $PC_S \leftarrow (SP + 2), PSW \leftarrow (SP + 3),$ $SP \leftarrow SP + 4$	R	R	R
	RETB	—	2	6	—	$PC_L \leftarrow (SP), PC_H \leftarrow (SP + 1),$ $PC_S \leftarrow (SP + 2), PSW \leftarrow (SP + 3),$ $SP \leftarrow SP + 4$	R	R	R

Note 1. Number of CPU clocks (f_{CLK}) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (f_{CLK}) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 21 Operation List (17/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
Stack manipulate	PUSH	PSW	2	1	—	$(SP - 1) \leftarrow PSW, (SP - 2) \leftarrow 00H,$ $SP \leftarrow SP - 2$			
		rp	1	1	—	$(SP - 1) \leftarrow rpH, (SP - 2) \leftarrow rpL,$ $SP \leftarrow SP - 2$			
	POP	PSW	2	3	—	$PSW \leftarrow (SP + 1), SP \leftarrow SP + 2$	R	R	R
		rp	1	1	—	$rpL \leftarrow (SP), rpH \leftarrow (SP + 1), SP \leftarrow SP + 2$			
	MOVW	SP, #word	4	1	—	$SP \leftarrow word$			
		SP, AX	2	1	—	$SP \leftarrow AX$			
		AX, SP	2	1	—	$AX \leftarrow SP$			
		HL, SP	3	1	—	$HL \leftarrow SP$			
		BC, SP	3	1	—	$BC \leftarrow SP$			
		DE, SP	3	1	—	$DE \leftarrow SP$			
	ADDW	SP, #byte	2	1	—	$SP \leftarrow SP + byte$			
	SUBW	SP, #byte	2	1	—	$SP \leftarrow SP - byte$			
Unconditional branch	BR	AX	2	3	—	$PC \leftarrow CS, AX$			
		\$addr20	2	3	—	$PC \leftarrow PC + 2 + jdisp8$			
		\$!addr20	3	3	—	$PC \leftarrow PC + 3 + jdisp16$			
		!addr16	3	3	—	$PC \leftarrow 0000, addr16$			
		!!addr20	4	3	—	$PC \leftarrow addr20$			
Conditional branch	BC	\$addr20	2	2/4 Note 3	—	$PC \leftarrow PC + 2 + jdisp8$ if CY = 1			
	BNC	\$addr20	2	2/4 Note 3	—	$PC \leftarrow PC + 2 + jdisp8$ if CY = 0			
	BZ	\$addr20	2	2/4 Note 3	—	$PC \leftarrow PC + 2 + jdisp8$ if Z = 1			
	BNZ	\$addr20	2	2/4 Note 3	—	$PC \leftarrow PC + 2 + jdisp8$ if Z = 0			
	BH	\$addr20	3	2/4 Note 3	—	$PC \leftarrow PC + 3 + jdisp8$ if $(Z \vee CY) = 0$			
	BNH	\$addr20	3	2/4 Note 3	—	$PC \leftarrow PC + 3 + jdisp8$ if $(Z \vee CY) = 1$			
	BT	saddr.bit, \$addr20	4	3/5 Note 3	—	$PC \leftarrow PC + 4 + jdisp8$ if (saddr).bit = 1			
		sfr.bit, \$addr20	4	3/5 Note 3	—	$PC \leftarrow PC + 4 + jdisp8$ if sfr.bit = 1			
		A.bit, \$addr20	3	3/5 Note 3	—	$PC \leftarrow PC + 3 + jdisp8$ if A.bit = 1			
		PSW.bit, \$addr20	4	3/5 Note 3	—	$PC \leftarrow PC + 4 + jdisp8$ if PSW.bit = 1			
		[HL].bit, \$addr20	3	3/5 Note 3	6/7	$PC \leftarrow PC + 3 + jdisp8$ if (HL).bit = 1			
		ES:[HL].bit, \$addr20	4	4/6 Note 3	7/8	$PC \leftarrow PC + 4 + jdisp8$ if (ES, HL).bit = 1			

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. This indicates the number of clocks “when condition is not met/when condition is met”.

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

Table 36 - 22 Operation List (18/18)

Instruction Group	Mnemonic	Operands	Bytes	Clocks		Operation	Flag		
				Note 1	Note 2		Z	AC	CY
Conditional branch	BF	saddr.bit, \$addr20	4	3/5 Note 3	—	$PC \leftarrow PC + 4 + \text{jdisp8 if (saddr).bit} = 0$			
		sfr.bit, \$addr20	4	3/5 Note 3	—	$PC \leftarrow PC + 4 + \text{jdisp8 if sfr.bit} = 0$			
		A.bit, \$addr20	3	3/5 Note 3	—	$PC \leftarrow PC + 3 + \text{jdisp8 if A.bit} = 0$			
		PSW.bit, \$addr20	4	3/5 Note 3	—	$PC \leftarrow PC + 4 + \text{jdisp8 if PSW.bit} = 0$			
		[HL].bit, \$addr20	3	3/5 Note 3	6/7	$PC \leftarrow PC + 3 + \text{jdisp8 if (HL).bit} = 0$			
		ES:[HL].bit, \$addr20	4	4/6 Note 3	7/8	$PC \leftarrow PC + 4 + \text{jdisp8 if (ES, HL).bit} = 0$			
	BTCLR	saddr.bit, \$addr20	4	3/5 Note 3	—	$PC \leftarrow PC + 4 + \text{jdisp8 if (saddr).bit} = 1$ then reset (saddr).bit			
		sfr.bit, \$addr20	4	3/5 Note 3	—	$PC \leftarrow PC + 4 + \text{jdisp8 if sfr.bit} = 1$ then reset sfr.bit			
		A.bit, \$addr20	3	3/5 Note 3	—	$PC \leftarrow PC + 3 + \text{jdisp8 if A.bit} = 1$ then reset A.bit			
		PSW.bit, \$addr20	4	3/5 Note 3	—	$PC \leftarrow PC + 4 + \text{jdisp8 if PSW.bit} = 1$ then reset PSW.bit	x	x	x
		[HL].bit, \$addr20	3	3/5 Note 3	—	$PC \leftarrow PC + 3 + \text{jdisp8 if (HL).bit} = 1$ then reset (HL).bit			
		ES:[HL].bit, \$addr20	4	4/6 Note 3	—	$PC \leftarrow PC + 4 + \text{jdisp8 if (ES, HL).bit} = 1$ then reset (ES, HL).bit			
Conditional skip	SKC	—	2	1	—	Next instruction skip if CY = 1			
	SKNC	—	2	1	—	Next instruction skip if CY = 0			
	SKZ	—	2	1	—	Next instruction skip if Z = 1			
	SKNZ	—	2	1	—	Next instruction skip if Z = 0			
	SKH	—	2	1	—	Next instruction skip if $(Z \vee CY) = 0$			
	SKNH	—	2	1	—	Next instruction skip if $(Z \vee CY) = 1$			
CPU control	SEL Note 4	RBn	2	1	—	$RBS[1:0] \leftarrow n$			
	NOP	—	1	1	—	No Operation			
	EI	—	3	4	—	$IE \leftarrow 1$ (Enable Interrupt)			
	DI	—	3	4	—	$IE \leftarrow 0$ (Disable Interrupt)			
	HALT	—	2	3	—	Set HALT Mode			
	STOP	—	2	3	—	Set STOP Mode			

Note 1. Number of CPU clocks (fCLK) when the internal RAM area, SFR area, or extended SFR area is accessed, or when no data is accessed.

Note 2. Number of CPU clocks (fCLK) when the code flash memory is accessed, or when the data flash memory is accessed by an 8-bit instruction.

Note 3. This indicates the number of clocks "when condition is not met/when condition is met".

Note 4. n indicates the number of register banks (n = 0 to 3)

Remark Number of clock is when program exists in the internal ROM (flash memory) area. If fetching the instruction from the internal RAM area, the number becomes double number plus 3 clocks at a maximum.

CHAPTER 37 ELECTRICAL CHARACTERISTICS

$T_A = -40$ to $+105^\circ\text{C}$

37.1 Absolute Maximum Ratings

Absolute Maximum Ratings

(1/2)

Item	Symbols	Conditions	Ratings	Unit
Supply voltage	VDD		-0.5 to +6.5	V
	EVDD0, EVDD1	EVDD0 = EVDD1	-0.5 to +6.5	V
	EVSS0, EVSS1	EVSS0 = EVSS1	-0.5 to +0.3	V
REGC pin input voltage	VIREGC	REGC	-0.3 to +2.1 and -0.3 to VDD + 0.3 ^{Note 1}	V
Input voltage	Vi1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	-0.3 to EVDD0 + 0.3 and -0.3 to VDD + 0.3 ^{Note 2}	V
	Vi2	P60 to P63 (N-ch open-drain)	-0.3 to +6.5	V
	Vi3	P20 to P27, P121 to P124, P137, P150 to P156, EXCLK, EXCLKS, $\overline{\text{RESET}}$	-0.3 to VDD + 0.3 ^{Note 2}	V
Output voltage	Vo1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-0.3 to EVDD0 + 0.3 and -0.3 to VDD + 0.3 ^{Note 2}	V
	Vo2	P20 to P27, P150 to P156	-0.3 to VDD + 0.3 ^{Note 2}	V
Analog input voltage	VAi1	ANI16 to ANI26	-0.3 to EVDD0 + 0.3 and -0.3 to AVREFP + 0.3 Notes 2, 3	V
	VAi2	ANI0 to ANI14	-0.3 to VDD + 0.3 and -0.3 to AVREFP + 0.3 Notes 2, 3	V

Note 1. Connect the REGC pin to VSS via a capacitor (0.47 to 1 μF). The listed value is the absolute maximum rating of the REGC pin. Only use the capacitor connection. Do not apply a specific voltage to this pin.

Note 2. This voltage must be no higher than 6.5 V.

Note 3. The voltage on a pin in use for A/D conversion must not exceed AVREFP + 0.3.

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark 1. The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

Remark 2. AVREFP refers to the positive reference voltage of the A/D converter.

Remark 3. The reference voltage is VSS.

Absolute Maximum Ratings

(2/2)

Item	Symbols	Conditions		Ratings	Unit
High-level output current	IOH1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	-40	mA
		Total of all pins -170 mA	P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	-70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	-100	mA
	IOH2	Per pin	P20 to P27, P121 to P124, P150 to P156	-0.5	mA
		Total of all pins		-2	mA
	Low-level output current	IOL1	Per pin	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	40 Note
Total of all pins 170 mA			P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145	70	mA
			P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147	100	mA
IOL2		Per pin	P20 to P27, P121 to P124, P150 to P156	1	mA
		Total of all pins		5	mA
Ambient operating temperature		TA	In normal operation mode		-40 to +105
	In flash memory programming mode				
Storage temperature	Tstg			-65 to +150	°C

Note The rating for the following port pins is 80 mA when IOL1 = 40.0 mA is specified by the 40-mA port output control register (PTDC).

- Pins P04, P10, and P120 of the 64- to 100-pin package products with 384- to 768-Kbyte flash ROM
- Pin P110 of the 100-pin package products with 384- to 768-Kbyte flash ROM
- Pins P17, P51, and P70 of the 30- to 52-pin package products

Caution Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

37.2 Characteristics of the Oscillators

37.2.1 Characteristics of the X1 and XT1 oscillators

(T_A = -40 to +105°C, 1.6 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V)

Item	Resonator	Conditions	Min.	Typ.	Max.	Unit
X1 clock oscillation allowable input cycle time Note	Ceramic resonator/ crystal resonator		0.05		1	μs
XT1 clock oscillation frequency (f _{XT}) Note	Crystal resonator			32.768		kHz

<R>

Note The listed time and frequency indicate permissible ranges of the oscillator. For actual applications, request evaluation by the manufacturer of the oscillator circuit mounted on a board so you can use appropriate values. Refer to AC Characteristics for instruction execution time.

Caution Since the CPU is started by the high-speed on-chip oscillator clock after release from the reset state, the user should use the oscillation stabilization time counter status register (OSTC) to check the X1 clock oscillation stabilization time. Specify the values for the oscillation stabilization time in the OSTC register and the oscillation stabilization time select register (OSTS) after having sufficiently evaluated the oscillation stabilization time with the resonator to be used.

37.2.2 Characteristics of the On-chip Oscillators

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Symbol	Conditions			Min.	Typ.	Max.	Unit
High-speed on-chip oscillator clock frequency	f _{IH}				1		32	MHz
High-speed on-chip oscillator clock frequency accuracy ^{Note 1}		HIPREC = 1	+85 to +105°C	1.8 V ≤ V _{DD} ≤ 5.5 V	-2.0		+2.0	%
				1.6 V ≤ V _{DD} ≤ 5.5 V	-6.0		+6.0	%
			-20 to +85°C	1.8 V ≤ V _{DD} ≤ 5.5 V	-1.0		+1.0	%
				1.6 V ≤ V _{DD} ≤ 5.5 V	-5.0		+5.0	%
			-40 to -20°C	1.8 V ≤ V _{DD} ≤ 5.5 V	-1.5		+1.5	%
				1.6 V ≤ V _{DD} ≤ 5.5 V	-5.5		+5.5	%
		HIPREC = 0 ^{Note 4}			-15		0	%
High-speed on-chip oscillator clock correction resolution						0.05		%
Middle-speed on-chip oscillator clock frequency ^{Note 2}	f _{IM}				1		4	MHz
Middle-speed on-chip oscillator clock frequency accuracy ^{Note 1}					-12		+12	%
Middle-speed on-chip oscillator clock correction resolution						0.15		%
Middle-speed on-chip oscillator frequency temperature coefficient							±0.17 ^{Note 3}	%/°C
Low-speed on-chip oscillator clock frequency ^{Note 2}	f _{IL}					32.768		kHz
Low-speed on-chip oscillator clock frequency accuracy ^{Note 1}					-15		+15	%
Low-speed on-chip oscillator clock correction resolution						0.3		%
Low-speed on-chip oscillator frequency temperature coefficient							±0.21 ^{Note 3}	%/°C

Note 1. The accuracy values were obtained in testing of this product.**Note 2.** The listed values only indicate the characteristics of the oscillators. Refer to AC Characteristics for instruction execution time.**Note 3.** Guaranteed by characterization results.**Note 4.** The listed condition applies when the setting of the FRQSEL3 bit is 1.

37.3 DC Characteristics

37.3.1 Pin characteristics

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/7)

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit
Allowable high-level output current Note 1	IOH1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	$1.6\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$			-10.0 Note 2	mA
		Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (when duty $\leq 70\%$ Note 3)	$4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$			-55.0 Note 4	mA
			$2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$			-10.0	mA
			$1.8\text{ V} \leq \text{EVDD0} < 2.7\text{ V}$			-5.0	mA
			$1.6\text{ V} \leq \text{EVDD0} < 1.8\text{ V}$			-2.5	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (when duty $\leq 70\%$ Note 3)	$4.0\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$			-80.0 Note 5	mA
			$2.7\text{ V} \leq \text{EVDD0} < 4.0\text{ V}$			-19.0	mA
			$1.8\text{ V} \leq \text{EVDD0} < 2.7\text{ V}$			-10.0	mA
			$1.6\text{ V} \leq \text{EVDD0} < 1.8\text{ V}$			-5.0	mA
		Total of all pins (when duty $\leq 70\%$ Note 3)	$1.6\text{ V} \leq \text{EVDD0} \leq 5.5\text{ V}$			-135.0 Note 6	mA
	IOH2	Per pin for P20 to P27, P121, P122, P150 to P156	$4.0\text{ V} \leq \text{VDD} \leq 5.5\text{ V}$			-3.0 Note 2	mA
			$2.7\text{ V} \leq \text{VDD} < 4.0\text{ V}$			-1.0 Note 2	mA
			$1.8\text{ V} \leq \text{VDD} < 2.7\text{ V}$			-1.0 Note 2	mA
			$1.6\text{ V} \leq \text{VDD} < 1.8\text{ V}$			-0.5 Note 2	mA
		Total of all pins (when duty $\leq 70\%$ Note 3)	$4.0\text{ V} \leq \text{VDD} \leq 5.5\text{ V}$			-20.0	mA
			$2.7\text{ V} \leq \text{VDD} < 4.0\text{ V}$			-10.0	mA
			$1.8\text{ V} \leq \text{VDD} < 2.7\text{ V}$			-5.0	mA
			$1.6\text{ V} \leq \text{VDD} < 1.8\text{ V}$			-5.0	mA

Note 1. Device operation is guaranteed at the listed currents even if current is flowing from the EVDD0, EVDD1, or VDD pin to an output pin.

Note 2. The combination of these and other pins must also not exceed the value for maximum total current.

Note 3. The listed currents apply when the duty cycle is no greater than 70%.

Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.

• Total output current from the listed pins = (IOH × 0.7)/(n × 0.01)

Example when n = 80% and IOH = -10.0 mA

Total output current from the listed pins = (-10.0 × 0.7)/(80 × 0.01) ≅ -8.7 mA

Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.

Note 4. The maximum value is -30 mA in the products for industrial applications (R7F100Gxx3xxx) with an ambient operating temperature range of 85°C to 105°C.

- Note 5.** The maximum value is -50 mA in the products for industrial applications (R7F100Gxx3xxxC) with an ambient operating temperature range of 85°C to 105°C.
- Note 6.** The maximum values are respectively -100 mA and -60 mA in the products for industrial applications (R7F100Gxx3xxxC) with an ambient operating temperature range of -40°C to 85°C and of 85°C to 105°C.
- Caution** The following pins are not capable of the output of high-level signals in the N-ch open-drain mode.
P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144
- Remark** The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/7)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Allowable low-level output current ^{Note 1}	IoL1	Per pin for P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147			20.0 Notes 2, 3	mA
		Per pin for P60 to P63			15.0 Note 2	mA
		Total of P00 to P04, P07, P32 to P37, P40 to P47, P102 to P106, P120, P125 to P127, P130, P140 to P145 (when duty ≤ 70% ^{Note 4})	4.0 V ≤ EVDD0 ≤ 5.5 V		70.0 Note 5	mA
			2.7 V ≤ EVDD0 < 4.0 V		15.0	mA
			1.8 V ≤ EVDD0 < 2.7 V		9.0	mA
			1.6 V ≤ EVDD0 < 1.8 V		4.5	mA
		Total of P05, P06, P10 to P17, P30, P31, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100, P101, P110 to P117, P146, P147 (when duty ≤ 70% ^{Note 4})	4.0 V ≤ EVDD0 ≤ 5.5 V		80.0 Note 5	mA
			2.7 V ≤ EVDD0 < 4.0 V		35.0	mA
			1.8 V ≤ EVDD0 < 2.7 V		20.0	mA
			1.6 V ≤ EVDD0 < 1.8 V		10.0	mA
		Total of all pins (when duty ≤ 70% ^{Note 4})			150.0 Note 6	mA
	IoL2	Per pin for P20 to P27, P121, P122, P150 to P156	4.0 V ≤ VDD ≤ 5.5 V		8.5 ^{Note 2}	mA
			2.7 V ≤ VDD < 4.0 V		1.5 ^{Note 2}	mA
			1.8 V ≤ VDD < 2.7 V		0.6 ^{Note 2}	mA
			1.6 V ≤ VDD < 1.8 V		0.4 ^{Note 2}	mA
		Total of all pins (when duty ≤ 70% ^{Note 4})	4.0 V ≤ VDD ≤ 5.5 V		20	mA
			2.7 V ≤ VDD < 4.0 V		20	mA
			1.8 V ≤ VDD < 2.7 V		15	mA
			1.6 V ≤ VDD < 1.8 V		10	mA

Note 1. Device operation is guaranteed at the listed currents even if current is flowing from an output pin to the EVSS0, EVSS1, or VSS pin.

Note 2. The combination of these and other pins must also not exceed the value for maximum total current.

Note 3. The maximum rating for the following port pins is 40 mA when IoL1 = 40.0 mA is specified by the 40-mA port output control register (PTDC).

- Pins P04, P10, and P120 of the 64- to 100-pin package products with 384- to 768-Kbyte flash ROM
- Pin P101 of the 100-pin package products with 384- to 768-Kbyte flash ROM
- Pins P17, P51, and P70 of the 30- to 52-pin package products

Note 4. The listed currents apply when the duty cycle is no greater than 70%.

Use the following formula to calculate the output current when the duty cycle is greater than 70%, where n is the duty cycle.

- Total output current from the listed pins = (IoL × 0.7)/(n × 0.01)

Example when n = 80% and IoL = 10.0 mA

Total output current from the listed pins = (10.0 × 0.7)/(80 × 0.01) ≅ 8.7 mA

Note that the duty cycle has no effect on the current that is allowed to flow into a single pin. A current higher than the absolute maximum rating must not flow into a single pin.

Note 5. The maximum value is 40 mA in the products for industrial applications (R7F100Gxx3xxx) with an ambient operating temperature range of 85°C to 105°C.

Note 6. The maximum value is 80 mA in the products for industrial applications (R7F100Gxx3xxxC) with an ambient operating temperature range of 85°C to 105°C .

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(3/7)

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit
Input voltage, high	VIH1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0.8 EVDD0		EVDD0	V
	VIH2	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	2.2		EVDD0	V
			TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	2.0		EVDD0	V
			TTL input buffer 1.6 V ≤ EVDD0 < 3.3 V	1.5		EVDD0	V
	VIH3	P20 to P27, P150 to P156		0.7 VDD		VDD	V
	VIH4	P60 to P63		0.7 EVDD0		6.0	V
	VIH5	P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$		0.8 VDD		VDD	V
Input voltage, low	VIL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147	Normal input buffer	0		0.2 EVDD0	V
	VIL2	P01, P03, P04, P10, P11, P13 to P17, P43, P44, P53 to P55, P80, P81, P142, P143	TTL input buffer 4.0 V ≤ EVDD0 ≤ 5.5 V	0		0.8	V
			TTL input buffer 3.3 V ≤ EVDD0 < 4.0 V	0		0.5	V
			TTL input buffer 1.6 V ≤ EVDD0 < 3.3 V	0		0.32	V
	VIL3	P20 to P27, P150 to P156		0		0.3 VDD	V
	VIL4	P60 to P63		0		0.3 EVDD0	V
	VIL5	P121 to P124, P137, EXCLK, EXCLKS, $\overline{\text{RESET}}$		0		0.2 VDD	V

Caution The maximum value of VIH of pins P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 is EVDD0, even in the N-ch open-drain mode.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(4/7)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Output voltage, high	VOH1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -10.0 mA	EVDD0 - 1.5		V
			4.0 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -3.0 mA	EVDD0 - 0.7		V
			2.7 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -2.0 mA	EVDD0 - 0.6		V
			1.8 V ≤ EVDD0 ≤ 5.5 V, IOH1 = -1.5 mA	EVDD0 - 0.5		V
			1.6 V ≤ EVDD0 < 5.5 V, IOH1 = -1.0 mA	EVDD0 - 0.5		V
	VOH2	P20 to P27, P121, P122, P150 to P156	4.0 V ≤ VDD ≤ 5.5 V, IOH2 = -3.0 mA	VDD - 0.7		V
			2.7 V ≤ VDD < 4.0 V, IOH2 = -1.0 mA	VDD - 0.5		V
			1.8 V ≤ VDD < 2.7 V, IOH2 = -1.0 mA	VDD - 0.5		V
			1.6 V ≤ VDD < 1.8 V, IOH2 = -0.5 mA	VDD - 0.5		V

Caution P00, P02 to P04, P10 to P15, P17, P43 to P45, P50, P52 to P55, P71, P74, P80 to P82, P96, and P142 to P144 do not output high-level signals in the N-ch open-drain mode.

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(5/7)

Item	Symbol	Conditions				Min.	Typ.	Max.	Unit
Output voltage, low	VOL1	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P130, P140 to P147	4.0 V ≤ EVDD0 ≤ 5.5 V	IOL1 = 20.0 mA			1.3	V	
				IOL1 = 40.0 mA ^{Note}			1.3	V	
			4.0 V ≤ EVDD0 ≤ 5.5 V	IOL1 = 8.5 mA			0.7	V	
				IOL1 = 17.0 mA ^{Note}			0.7	V	
			2.7 V ≤ EVDD0 ≤ 5.5 V	IOL1 = 3.0 mA			0.6	V	
				IOL1 = 6.0 mA ^{Note}			0.6	V	
			2.7 V ≤ EVDD0 ≤ 5.5 V	IOL1 = 1.5 mA			0.4	V	
				IOL1 = 3.0 mA ^{Note}			0.4	V	
			1.8 V ≤ EVDD0 ≤ 5.5 V	IOL1 = 0.6 mA			0.4	V	
				IOL1 = 1.2 mA ^{Note}			0.4	V	
			1.6 V ≤ EVDD0 ≤ 5.5 V	IOL1 = 0.3 mA			0.4	V	
				IOL1 = 0.6 mA ^{Note}			0.4	V	
	VOL2	P20 to P27, P121, P122, P150 to P156	4.0 V ≤ VDD ≤ 5.5 V, IOL2 = 8.5 mA				0.7	V	
			2.7 V ≤ VDD < 4.0 V, IOL2 = 1.5 mA				0.5	V	
			1.8 V ≤ VDD < 2.7 V, IOL2 = 0.6 mA				0.4	V	
			1.6 V ≤ VDD < 1.8 V, IOL2 = 0.4 mA				0.4	V	
	VOL3	P60 to P63	4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 15.0 mA				2.0	V	
			4.0 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 5.0 mA				0.4	V	
			2.7 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 3.0 mA				0.4	V	
			1.8 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 2.0 mA				0.4	V	
			1.6 V ≤ EVDD0 ≤ 5.5 V, IOL3 = 1.0 mA				0.4	V	

Note

This setting applies to the following port pins.

- Pins P04, P10, and P120 of the 64- to 100-pin package products with 384- to 768-Kbyte flash ROM
- Pin P101 of the 100-pin package products with 384- to 768-Kbyte flash ROM
- Pins P17, P51, and P70 of the 30- to 52-pin package products

Remark

The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(6/7)

Item	Symbol	Conditions			Min.	Typ.	Max.	Unit
Output current ^{Note}	CCDIOL	P16, P17, P50, P51 P60 to P63	CCSm = 01H	4.0 V ≤ EVDD0 ≤ 5.5 V	1.0	1.8	2.6	mA
				2.7 V ≤ EVDD0 < 4.0 V	0.8	1.5	2.3	mA
			CCSm = 02H	4.0 V ≤ EVDD0 ≤ 5.5 V	3.0	4.9	6.5	mA
				3.0 V ≤ EVDD0 < 4.0 V	2.7	4.3	5.9	mA
			CCSm = 03H	4.0 V ≤ EVDD0 ≤ 5.5 V	6.6	10.0	13.2	mA
				3.3 V ≤ EVDD0 < 4.0 V	6.0	9.1	12.1	mA
		P60 to P63	CCSm = 04H	4.0 V ≤ EVDD0 ≤ 5.5 V	10.2	15.0	19.8	mA
				3.3 V ≤ EVDD0 < 4.0 V	9.4	13.8	18.2	mA

Note The listed currents apply when the output current control function is enabled.

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(7/7)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input leakage current, high	ILI _{H1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147			0.5	μA
	ILI _{H2}	P20 to P27, P137, P150 to P156, RESET			0.5	μA
	ILI _{H3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)			0.5	μA
Input leakage current, low	ILI _{L1}	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P60 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120, P125 to P127, P140 to P147			0.5	μA
	ILI _{L2}	P20 to P27, P137, P150 to P156, RESET			0.5	μA
	ILI _{L3}	P121 to P124 (X1, X2, XT1, XT2, EXCLK, EXCLKS)			0.5	μA
On-chip pll-up resistance	RU	P00 to P07, P10 to P17, P30 to P37, P40 to P47, P50 to P57, P64 to P67, P70 to P77, P80 to P87, P90 to P97, P100 to P106, P110 to P117, P120 to P122, P125 to P127, P140 to P147	10	20	100	kΩ

Remark The characteristics of functions multiplexed on a given pin are the same as those for the port pin unless otherwise specified.

37.3.2 Supply current characteristics

(1) 30- to 64-pin package products with 96- to 128-Kbyte flash ROM

<R> (TA = -40 to +105°C, 1.6 V ≤ EVDD0 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = 0 V)

(1/4)

Item	Symbol	Conditions					Min.	Typ.	Max.	Unit
Supply current Note 1	IDD1	Operating mode	HS (high-speed main) mode	f _{IH} = 32 MHz ^{Note 2}	Basic operation	VDD = 5.0 V		1.4	—	mA
						VDD = 1.8 V		1.4	—	
					Normal operation	VDD = 5.0 V		3.1	5.1	mA
						VDD = 1.8 V		3.1	5.1	
			LS (low-speed main) mode	f _{IH} = 24 MHz ^{Note 2}	Normal operation	VDD = 5.0 V		2.3	3.9	mA
						VDD = 1.8 V		2.3	3.9	
				f _{IH} = 16 MHz ^{Note 2}	Normal operation	VDD = 5.0 V		1.7	2.8	mA
						VDD = 1.8 V		1.7	2.8	
				f _{IM} = 4 MHz ^{Note 3}	Normal operation	VDD = 5.0 V		0.4	0.7	mA
						VDD = 1.6 V		0.4	0.7	
			LP (low-power main) mode	f _{IM} = 2 MHz ^{Note 3}	Normal operation	VDD = 5.0 V		206	332	μA
						VDD = 1.6 V		205	331	
				f _{IM} = 1 MHz ^{Note 3}	Normal operation	VDD = 5.0 V		115	181	μA
						VDD = 1.6 V		114	180	
			HS (high-speed main) mode	f _{MX} = 20 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V		1.9	3.2	mA
						VDD = 1.8 V		1.9	3.2	
			LS (low-speed main) mode	f _{MX} = 20 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V		1.8	3.0	mA
						VDD = 1.8 V		1.8	3.0	
				f _{MX} = 20 MHz ^{Note 4} , Resonator connection	Normal operation	VDD = 5.0 V		2.0	3.3	mA
						VDD = 1.8 V		2.0	3.2	
				f _{MX} = 10 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V		0.9	1.6	mA
						VDD = 1.8 V		0.9	1.6	
				f _{MX} = 10 MHz ^{Note 4} , Resonator connection	Normal operation	VDD = 5.0 V		1.0	1.7	mA
						VDD = 1.8 V		1.0	1.7	
				f _{MX} = 8 MHz ^{Note 4} , Square wave input	Normal operation	VDD = 5.0 V		0.8	1.3	mA
						VDD = 1.8 V		0.8	1.3	
				f _{MX} = 8 MHz ^{Note 4} , Resonator connection	Normal operation	VDD = 5.0 V		0.9	1.4	mA
						VDD = 1.8 V		0.9	1.4	

Note 1. The listed currents are the total currents flowing into VDD and EVDD0, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDD0 or VSS, EVSS0. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

Note 2. The listed currents apply when the high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Note 3. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, low-speed on-chip oscillator, and subsystem clock are stopped.

Note 4. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Remark 1. f_H: High-speed on-chip oscillator clock frequency

Remark 2. f_M: Middle-speed on-chip oscillator clock frequency

Remark 3. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 4. The typical value for the ambient operating temperature (T_A) is 25°C unless otherwise specified.

(1) 30- to 64-pin package products with 96- to 128-Kbyte flash ROM

<R> (TA = -40 to +105°C, 1.6 V ≤ EVDD0 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = 0 V)

(2/4)

Item	Symbol	Conditions					Min.	Typ.	Max.	Unit
Supply current Note 1	IDD1	Operating mode	Subsystem clock operation mode	fSUB = 32.768 kHz ^{Note 2} , Low-speed on-chip oscillator operation	Normal operation	TA = -40°C		3.7	6.3	μA
						TA = +25°C		4.1	6.8	
						TA = +50°C		4.4	9.7	
						TA = +70°C		5.1	15.0	
						TA = +85°C		6.0	23.4	
						TA = +105°C		8.7	42.5	
				fSUB = 32.768 kHz ^{Note 3} , Square wave input	Normal operation	TA = -40°C		3.3	5.6	μA
						TA = +25°C		3.5	5.7	
						TA = +50°C		3.7	8.4	
						TA = +70°C		4.3	13.5	
						TA = +85°C		5.2	21.3	
						TA = +105°C		7.6	38.7	
				fSUB = 32.768 kHz ^{Note 3} , Resonator connection	Normal operation	TA = -40°C		3.3	5.2	μA
						TA = +25°C		3.6	5.5	
						TA = +50°C		3.8	7.9	
						TA = +70°C		4.4	13.5	
						TA = +85°C		5.3	21.1	
						TA = +105°C		7.9	38.9	

Note 1. The listed currents are the total currents flowing into VDD and EVDD0, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDD0 or VSS, EVSS0. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

Note 2. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. They do not include the current flowing into the RTC, 32-bit interval timer, and watchdog timer.

Note 3. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, middle-speed on-chip oscillator, and low-speed on-chip oscillator are stopped, and the low power consumption oscillation 3 is specified (AMPHS1, AMPHS0 = 1, 1). They do not include the currents flowing into the RTC, 32-bit interval timer, and watchdog timer.

Remark 1. fIL: Low-speed on-chip oscillator clock frequency

Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)

(1) 30- to 64-pin package products with 96- to 128-Kbyte flash ROM

<R> (TA = -40 to +105°C, 1.6 V ≤ EVDD0 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = 0 V)

(3/4)

Item	Symbol	Conditions				Min.	Typ.	Max.	Unit
Supply current Note 1	IDD2 Note 2	HALT mode	HS (high-speed main) mode	f _{IH} = 32 MHz Note 3	VDD = 5.0 V		0.58	1.98	mA
					VDD = 1.8 V		0.58	1.98	
			LS (low-speed main) mode	f _{IH} = 24 MHz Note 3	VDD = 5.0 V		0.48	1.54	mA
					VDD = 1.8 V		0.48	1.54	
				f _{IH} = 16 MHz Note 3	VDD = 5.0 V		0.48	1.23	mA
					VDD = 1.8 V		0.48	1.23	
				f _{IM} = 4 MHz Note 4	VDD = 5.0 V		0.09	0.27	mA
					VDD = 1.6 V		0.09	0.27	
			LP (low-power main) mode	f _{IM} = 2 MHz Note 4	VDD = 5.0 V		34	121	μA
					VDD = 1.6 V		34	121	
				f _{IM} = 1 MHz Note 4	VDD = 5.0 V		29	75	μA
					VDD = 1.6 V		29	75	
			HS (high-speed main) mode	f _{MX} = 20 MHz Note 5 , Square wave input	VDD = 5.0 V		0.23	1.07	mA
					VDD = 1.8 V		0.20	1.04	
			LS (low-speed main) mode	f _{MX} = 20 MHz Note 5 , Square wave input	VDD = 5.0 V		0.23	1.07	mA
					VDD = 1.8 V		0.20	1.04	
				f _{MX} = 20 MHz Note 5 , Resonator connection	VDD = 5.0 V		0.41	1.29	mA
					VDD = 1.8 V		0.41	1.29	
				f _{MX} = 10 MHz Note 5 , Square wave input	VDD = 5.0 V		0.14	0.57	mA
					VDD = 1.8 V		0.12	0.55	
				f _{MX} = 10 MHz Note 5 , Resonator connection	VDD = 5.0 V		0.24	0.69	mA
					VDD = 1.8 V		0.24	0.69	
				f _{MX} = 8 MHz Note 5 , Square wave input	VDD = 5.0 V		0.12	0.47	mA
					VDD = 1.8 V		0.10	0.45	
				f _{MX} = 8 MHz Note 5 , Resonator connection	VDD = 5.0 V		0.21	0.58	mA
					VDD = 1.8 V		0.21	0.58	

Note 1. The listed currents are the total currents flowing into VDD and EVDD0, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDD0 or VSS, EVSS0. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.

Note 2. The listed currents apply when the HALT instruction has been fetched from the flash memory for execution.

Note 3. The listed currents apply when the high-speed system clock, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Note 4. The listed currents apply when the high-speed on-chip oscillator, high-speed system clock, low-speed on-chip oscillator, and subsystem clock are stopped.

Note 5. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, low-speed on-chip oscillator, and subsystem clock are stopped.

Remark 1. f_{IH}: High-speed on-chip oscillator clock frequency

Remark 2. f_{IM}: Middle-speed on-chip oscillator clock frequency

Remark 3. f_{MX}: High-speed system clock frequency (X1 clock oscillation frequency or external main system clock frequency)

Remark 4. The typical value for the ambient operating temperature (TA) is 25°C unless otherwise specified.

(1) 30- to 64-pin package products with 96- to 128-Kbyte flash ROM

<R> (TA = -40 to +105°C, 1.6 V ≤ EVDD0 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = 0 V)

(4/4)

Item	Symbol	Conditions				Min.	Typ.	Max.	Unit
Supply current Note 1	IDD2 Note 2	HALT mode	Subsystem clock operation mode	fSUB = 32.768 kHzNote 3, Low-speed on-chip oscillator operation	TA = -40°C		0.85	2.94	μA
					TA = +25°C		1.08	3.25	
					TA = +50°C		1.30	5.95	
					TA = +70°C		1.72	11.05	
					TA = +85°C		2.40	19.17	
					TA = +105°C		4.32	37.31	
				fSUB = 32.768 kHz, Square wave input Note 4	TA = -40°C		0.22	2.01	μA
					TA = +25°C		0.29	1.90	
					TA = +50°C		0.44	4.46	
					TA = +70°C		0.80	9.36	
					TA = +85°C		1.44	17.53	
					TA = +105°C		3.24	35.11	
				fSUB = 32.768 kHz, Resonator connection Note 5	TA = -40°C		0.23	2.06	μA
					TA = +25°C		0.34	2.24	
					TA = +50°C		0.51	4.91	
					TA = +70°C		0.88	9.93	
					TA = +85°C		1.52	18.11	
					TA = +105°C		3.37	36.04	
	IDD3	STOP mode	RAMSDS = 0Note 6	TA = -40°C		0.15	1.45	μA	
				TA = +25°C		0.23	1.45		
				TA = +50°C		0.45	4		
				TA = +70°C		0.9	9		
				TA = +85°C		1.6	17		
				TA = +105°C		4	35		
				RAMSDS = 1Note 7	TA = -40°C		0.14	1.45	μA
					TA = +25°C		0.21	1.45	
					TA = +50°C		0.4	3.5	
					TA = +70°C		0.8	8.5	
					TA = +85°C		1.4	15	
					TA = +105°C		3.2	30	
				RAMSDS = 1, 128-Hz realtime clock operationNote 8	TA = -40°C		0.22	1.53	μA
					TA = +25°C		0.32	1.56	
					TA = +50°C		0.52	3.62	
					TA = +70°C		0.93	8.63	
					TA = +85°C		1.54	15.14	
					TA = +105°C		3.34	30.14	

- Note 1.** The listed currents are the total currents flowing into VDD and EVDD0, including the input leakage currents flowing when the level of the input pin is fixed to VDD, EVDD0 or VSS, EVSS0. The currents in the Max. column include the peripheral operation current, but do not include those flowing into the A/D converter, LVD circuit, I/O port, and on-chip pull-up/pull-down resistors, and those flowing while the data flash memory is being rewritten.
- Note 2.** The listed currents apply when the HALT instruction has been fetched from the flash memory for execution.
- Note 3.** The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and subsystem clock are stopped. They include the currents flowing into the RTC, but do not include those into the 32-bit interval timer and watchdog timer.
- Note 4.** The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and low-speed on-chip oscillator are stopped. They include the currents flowing into the RTC, but do not include those into the 32-bit interval timer and watchdog timer.
- Note 5.** The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, high-speed system clock, and low-speed on-chip oscillator are stopped, and the setting of RTCLPC is 1, and the low power consumption oscillation 3 is specified (AMPHS1, AMPHS0 = 1, 1). They include the currents flowing into the RTC, but do not include those into the 32-bit interval timer and watchdog timer.
- Note 6.** The listed currents with this setting allow retention of the contents of the entire RAM area.
The listed currents apply when the low-speed on-chip oscillator and subsystem clock oscillation are stopped. They do not include the current flowing into the RTC, 32-bit interval timer, and watchdog timer. For the current for operation of the subsystem clock in the STOP mode, refer to that in the HALT mode.
- Note 7.** The listed currents with this setting allow retention of the contents of a specified 4-Kbyte area of the RAM.
The listed currents apply when the low-speed on-chip oscillator and subsystem clock oscillation are stopped. They do not include the currents flowing into the RTC, 32-bit interval timer, and watchdog timer.
- Note 8.** The listed currents with this setting allow retention of the contents of a specified 4-Kbyte area of the RAM.
The listed currents apply when the low-speed on-chip oscillator is stopped, the setting of RTCLPC is 1, and the low power consumption oscillation 3 is specified (AMPHS1, AMPHS0 = 1, 1). They do not include the currents flowing into the RTC, 32-bit interval timer, and watchdog timer.

Remark 1. fIL: Low-speed on-chip oscillator clock frequency

Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)

(2) Peripheral Functions (Common to all products)

<R> (TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit
High-speed on-chip oscillator operating current	IFIH Note 1	HIPREC = 1			380	—	μA
		HIPREC = 0			240	—	μA
Middle-speed on-chip oscillator operating current	IFIM Note 1				20	—	μA
Low-speed on-chip oscillator operating current	IFIL Note 1				0.3	—	μA
RTC operating current	IRTC Notes 1, 2, 3	fRTCCLK = 32.768 kHz			0.005	—	μA
		fRTCCLK = 128 Hz			0.002	—	μA
32-bit interval timer operating current	IIT Notes 1, 2, 4				0.04	—	μA
Watchdog timer operating current	IWDT Notes 1, 2, 5	fIL = 32.768 kHz (typ.)			0.32	—	μA
A/D converter operating current	IADC Notes 1, 6	When conversion at maximum speed	Normal mode, AVREFP = VDD = 5.0 V		0.95	1.6	mA
			Low voltage mode, AVREFP = VDD = 3.0 V		0.5	0.75	mA
AVREFP current	IADREF Note 7	AVREFP = 5.0 V			52	—	μA
A/D converter internal reference voltage current	IADREF Note 1				114	—	μA
Temperature sensor operating current	ITMPS Note 1				110	—	μA
D/A converter operating current	IDAC Notes 1, 8	Per channel			150	—	μA
Comparator operating current	ICMP Notes 1, 9				6	—	μA
LVD operating current	ILVD0 Notes 1, 10				0.02	—	μA
	ILVD1 Notes 1, 10				0.02	—	μA
Self-programming operating current	IFSP Notes 1, 11				2.5	12.2	mA
Data flash rewrite operating current	IBGO Notes 1, 12				2.5	12.2	mA
Snooze mode sequencer operating current	ISMS Notes 1, 13	fIH = 32 MHz			1.1	—	mA
		fIL = 32.768 kHz			1.2	—	μA
SNOOZE operating current	ISNOZ Note 1	ADC to be in use	The ADC is shifting from the STOP mode to the SNOOZE mode. Note 14		0.6	0.81	mA
			The ADC is operating in the low-voltage mode. AVREFP = VDD = 3.0 V		1.2	1.56	
		SPI (CSI)/UART to be in use			0.7	0.92	
Remote control signal receiver operating current	IREM Notes 1, 15				0.03	—	μA
Low-speed peripheral clock supply current	ISXP Notes 1, 16	RTCLPC = 0			0.22	—	μA

<R> (TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit
Output current control operating current	ICCD A Notes 1, 17	The setting of the CCDE register is not 00H.			100	—	μA
	ICCD P Notes 1, 18	Per single output current control port	Setting of the low-level output current: Hi-Z		30	—	μA
			Setting of the low-level output current: 2 to 15 mA		200	—	μA

Note 1. This current flows into VDD.

Note 2. The listed currents apply when the high-speed on-chip oscillator, middle-speed on-chip oscillator, and high-speed system clock are stopped.

Note 3. This current flows into the realtime clock (RTC). It does not include the operating current of the low-speed on-chip oscillator or the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and IRTC, when the realtime clock is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current. IDD2 in the subsystem clock operation mode includes the operating current of the realtime clock.

Note 4. This current only flows to the 32-bit interval timer. It does not include the operating current of the low-speed on-chip oscillator or the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and IIT, when the 32-bit interval timer is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current.

Note 5. This current only flows to the watchdog timer. It includes the operating current of the low-speed on-chip oscillator. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and IWDT when the watchdog timer is operating.

Note 6. This current only flows to the A/D converter. The supply current of the RL78 microcontrollers is the sum of IDD1 or IDD2 and IADC when the A/D converter is operating or in the HALT mode.

Note 7. This current flows into AVREFP.

Note 8. This current only flows to the D/A converter.

The supply current of the RL78 microcontrollers is the sum of the values of either IDD1 or IDD2, and IDAC, when the D/A converter is operating or in the HALT mode.

Note 9. This current only flows to the comparator. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ICMP when the comparator is in operation.

Note 10. This current only flows to the LVD circuit. The supply current of the RL78 microcontrollers is the sum of IDD1, IDD2 or IDD3 and ILVD when the LVD circuit is in operation.

Note 11. This current only flows during self programming.

Note 12. This current only flows while the data flash memory is being rewritten.

Note 13. This current only flows into the snooze mode sequencer. Note that the operating current of the low-speed on-chip oscillator and the XT1 oscillator are not included. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and ISMS, when the snooze mode sequencer is operating or in the HALT mode.

Note 14. For shift time to the SNOOZE mode, see **18.3.13 SNOOZE Mode Function**.

<R> **Note 15.** This current flows into the remote control signal receiver. It does not include the operating current of the low-speed on-chip oscillator or the XT1 oscillator. The supply current of the RL78 microcontrollers is the sum of either IDD1 or IDD2, and IIT, when the remote control signal receiver is operating or in the HALT mode. When the low-speed on-chip oscillator is selected, IFIL should be included in the supply current.

<R> **Note 16.** This current is added to the supply current in the HALT mode when the setting of RTCLPC is 0 in the STOP mode, or when the setting of RTCLPC is 0 with the sub-system clock (fSUB) selected as the CPU clock.

<R> **Note 17.** This current is added to the supply current when the output voltage control port is set.

<R> **Note 18.** This current does not include the current flowing into the I/O port pins.

Remark 1. fIL: Low-speed on-chip oscillator clock frequency

Remark 2. fSUB: Subsystem clock frequency (XT1 clock oscillation frequency)

Remark 3. fCLK: CPU/peripheral hardware clock frequency

Remark 4. The typical value for the ambient operating temperature (TA) is 25°C unless otherwise specified.

37.4 AC Characteristics

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions			Min.	Typ.	Max.	Unit
Instruction cycle (minimum instruction execution time)	TCY	Main system clock (fMAIN) operation	HS (high-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.03125		1	μs
				1.6 V ≤ VDD ≤ 1.8 V	0.25		1	μs
			LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.04167		1	μs
				1.6 V ≤ VDD ≤ 1.8 V	0.25		1	μs
			LP (low-power main) mode	1.6 V ≤ VDD ≤ 5.5 V	0.5		1	μs
		Subsystem clock (fSUB) operation		1.8 V ≤ VDD ≤ 5.5 V	26.041	30.5	31.3	μs
		In the self programming mode	HS (high-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.03125		1	μs
				1.6 V ≤ VDD ≤ 1.8 V	0.5		1	μs
			LS (low-speed main) mode	1.8 V ≤ VDD ≤ 5.5 V	0.04167		1	μs
1.6 V ≤ VDD ≤ 1.8 V	0.5		1	μs				
External system clock frequency	fEX	1.8 V ≤ VDD ≤ 5.5 V			1.0		20.0	MHz
		1.6 V ≤ VDD < 1.8 V			1.0		4.0	MHz
	fEXS				32		38.4	kHz
External system clock input high-level width, low-level width	tEXH, tEXL	1.8 V ≤ VDD ≤ 5.5 V			15			ns
		1.6 V ≤ VDD < 1.8 V			120			ns
	tEXHS, tEXLS				13.7			μs
TI00 to TI07, TI10 to TI17 input high-level width, low-level width	tTIH, tTIL				1/fMCK + 10			ns ^{Note}
TO00 to TO07, TO10 to TO17 output frequency	fTO	HS (high-speed main) mode LS (low-speed main) mode		4.0 V ≤ EVDD0 ≤ 5.5 V			16	MHz
				2.7 V ≤ EVDD0 < 4.0 V			8	MHz
				1.8 V ≤ EVDD0 < 2.7 V			4	MHz
				1.6 V ≤ EVDD0 < 1.8 V			2	MHz
		LP (low-power main) mode		1.6 V ≤ EVDD0 ≤ 5.5 V			2	MHz
PCLBUZ0, PCLBUZ1 output frequency	fPCL	HS (high-speed main) mode LS (low-speed main) mode		4.0 V ≤ EVDD0 ≤ 5.5 V			16	MHz
				2.7 V ≤ EVDD0 < 4.0 V			8	MHz
				1.8 V ≤ EVDD0 < 2.7 V			4	MHz
				1.6 V ≤ EVDD0 < 1.8 V			2	MHz
		LP (low-power main) mode		1.6 V ≤ EVDD0 < 1.8 V			2	MHz
Interrupt input high-level width, low-level width	fINTH, fINTL	INTP0		1.6 V ≤ VDD ≤ 5.5 V	1			μs
		INTP1 to INTP11		1.6 V ≤ EVDD0 ≤ 5.5 V	1			μs
Key interrupt input low- level width	fKRH, fKRL	KR0 to KR7		1.8 V ≤ EVDD0 ≤ 5.5 V	250			ns
				1.6 V ≤ EVDD0 < 1.8 V	1			μs
RESET low-level width	fRSL				10			μs

(Note and Remark are listed on the next page.)

Note The following conditions are required for low voltage interface when EVDD0 < VDD.

1.8 V ≤ EVDD0 < 2.7 V: 125 ns min.


1.6 V ≤ EVDD0 < 1.8 V: 250 ns min.

Remark f_{MCK}: Timer array unit operating clock frequency


(To set this operating clock, use the CKSmn0 and CKSmn1 bits of the timer mode register mn (TMRmn) (m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3).))

Minimum Instruction Execution Time during Main System Clock Operation


TCY vs VDD (HS (high-speed main) mode)




TCY vs VDD (LS (low-speed main) mode)




TCY vs VDD (LP (low-power main) mode)




AC Timing Test Points




External System Clock Timing





TI/TO Timing



Interrupt Request Input Timing




Key Interrupt Input Timing

RESET Input Timing

37.5 Characteristics of the Peripheral Functions

AC Timing Test Points



37.5.1 Serial array unit

(1) In UART communications with devices operating at same voltage levels

(T_A = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Transfer rate Note 1		1.6 V ≤ EVDD0 ≤ 5.5 V		f _{MCK} /6 Note 2		f _{MCK} /6 Note 2		f _{MCK} /6	bps
		Theoretical value of the maximum transfer rate f _{MCK} = f _{CLK} Note 3		5.3		4		0.33	Mbps

<R>

Note 1. The transfer rate in the SNOOZE mode is within the range from 4800 to 9600 bps.

Note 2. The following conditions are required for low voltage interface when EVDD0 < VDD.

2.4 V ≤ EVDD0 < 2.7 V: 2.6 Mbps max.

1.8 V ≤ EVDD0 < 2.4 V: 1.3 Mbps max.

1.6 V ≤ EVDD0 < 1.8 V: 0.6 Mbps max.

Note 3. The maximum operating frequencies of the CPU/peripheral hardware clock (f_{CLK}) are as follows.

HS (high-speed main) mode: 32 MHz (1.8 V ≤ VDD ≤ 5.5 V)

4 MHz (1.6 V ≤ VDD ≤ 5.5 V)


LS (low-speed main) mode: 24 MHz (1.8 V ≤ VDD ≤ 5.5 V)

4 MHz (1.6 V ≤ VDD ≤ 5.5 V)


LP (low-power main) mode: 2 MHz (1.6 V ≤ VDD ≤ 5.5 V)

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Connection in the UART communications with devices operating at same voltage levels



Bit width in the UART communications when interfacing devices operate at the same voltage level (reference)



Remark 1. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

Remark 2. f_{MCK}: Serial array unit operation clock frequency

(To set this operating clock, set the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13).)

- (2) In SPI (CSI) communications in the master mode with devices operating at same voltage levels with the internal SCKp clock (the ratings below are only applicable to CSI00)

<R> (TA = -40 to +85°C, 2.7 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time	tkCY1	tkCY1 ≥ 2/fCLK	4.0 V ≤ EVDD0 ≤ 5.5 V	62.5		83.3		1000	ns
			2.7 V ≤ EVDD0 ≤ 5.5 V	83.3		125		1000	ns
SCKp high-/low-level width	tkH1, tkL1	4.0 V ≤ EVDD0 ≤ 5.5 V	tkCY1/2 - 7		tkCY1/2 - 10		tkCY1/2 - 50		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	tkCY1/2 - 10		tkCY1/2 - 15		tkCY1/2 - 50		ns
Slp setup time (to SCKp↑) Note 1	tsIK1	4.0 V ≤ EVDD0 ≤ 5.5 V	23		33		110		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	33		50		110		ns
Slp hold time (from SCKp↑) Note 1	tkSI1	2.7 V ≤ EVDD0 ≤ 5.5 V	10		10		10		ns
Delay time from SCKp↓ to SOp output Note 2	tkSO1	C = 20 pF Note 3		10		10		10	ns

Note 1. The setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The setting for the Slp setup time becomes “to SCKp↓” and that for the Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The setting for the delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using the port input mode register g (PIMg) and the port output mode register g (POMg).

Remark 1. The listed times are only valid when the peripheral I/O redirect function of CSI00 is not in use.

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 1)

Remark 3. fMCK: Serial array unit operation clock frequency

(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number (mn = 00).)

- (3) In SPI (CSI) communications in the master mode with devices operating at same voltage levels with the internal SCKp clock

<R> (TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time	tkCY1	tkCY1 ≥ 4/fCLK	2.7 V ≤ EVDD0 ≤ 5.5 V	125		166		2000	ns
			2.4 V ≤ EVDD0 ≤ 5.5 V	250		250		2000	ns
			1.8 V ≤ EVDD0 ≤ 5.5 V	500		500		2000	ns
			1.6 V ≤ EVDD0 ≤ 5.5 V	1000		1000		2000	ns
SCKp high-/low-level width	tkH1, tkL1	4.0 V ≤ EVDD0 ≤ 5.5 V	tkCY1/2 - 12		tkCY1/2 - 21		tkCY1/2 - 50		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	tkCY1/2 - 18		tkCY1/2 - 25		tkCY1/2 - 50		ns
		2.4 V ≤ EVDD0 ≤ 5.5 V	tkCY1/2 - 38		tkCY1/2 - 38		tkCY1/2 - 50		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V	tkCY1/2 - 50		tkCY1/2 - 50		tkCY1/2 - 50		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V	tkCY1/2 - 100		tkCY1/2 - 100		tkCY1/2 - 100		ns
Slp setup time (to SCKp↑) ^{Note 1}	tsIK1	4.0 V ≤ EVDD0 ≤ 5.5 V	44		54		110		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	44		54		110		ns
		2.4 V ≤ EVDD0 ≤ 5.5 V	75		75		110		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V	110		110		110		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V	220		220		220		ns
Slp hold time (from SCKp↑) ^{Note 1}	tkSI1	1.6 V ≤ EVDD0 ≤ 5.5 V	19		19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 2}	tkSO1	1.6 V ≤ EVDD0 ≤ 5.5 V C = 30 pF ^{Note 3}		25		25		25	ns

Note 1. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The setting for the Slp setup time becomes “to SCKp↓” and that for the Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The setting for the delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. C is the load capacitance of the SCKp and SOp output lines.

Caution Select the normal input buffer for the Slp pin and the normal output mode for the SOp pin and SCKp pin by using the port input mode register g (PIMg) and the port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)

Remark 2. fmCK: Serial array unit operation clock frequency

(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00 to 03, 10 to 13).)

- (4) In SPI (CSI) communications in the slave mode with devices operating at same voltage levels with the SCKp external clock

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Item	Symbol	Conditions		HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time Note 4	tkCY2	4.0 V ≤ EVDD0 ≤ 5.5 V	20 MHz < fMCK	8/fMCK		8/fMCK		—		ns
			fMCK ≤ 20 MHz	6/fMCK		6/fMCK		6/fMCK		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V	16 MHz < fMCK	8/fMCK		8/fMCK		—		ns
			fMCK ≤ 16 MHz	6/fMCK		6/fMCK		6/fMCK		ns
		2.4 V ≤ EVDD0 ≤ 5.5 V		6/fMCK and 500		6/fMCK and 500		6/fMCK and 500		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		6/fMCK and 750		6/fMCK and 750		6/fMCK and 750		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		6/fMCK and 1500		6/fMCK and 1500		6/fMCK and 1500		ns
SCKp high-/ low-level width	tkH2, tkL2	4.0 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 7		tkCY2/2 - 7		tkCY2/2 - 7		ns
		2.7 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 8		tkCY2/2 - 8		tkCY2/2 - 8		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 18		tkCY2/2 - 18		tkCY2/2 - 18		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		tkCY2/2 - 66		tkCY2/2 - 66		tkCY2/2 - 66		ns

(Notes, Caution, and Remarks are listed on the next page.)

- (4) In SPI (CSI) communications in the slave mode with devices operating at same voltage levels with the SCKp external clock

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Item	Symbol	Conditions		HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
Slp setup time (to SCKp↑) Note 1	tsIK2	2.7 V ≤ EVDD0 ≤ 5.5 V		1/fMCK + 20		1/fMCK + 30		1/fMCK + 30		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V		1/fMCK + 30		1/fMCK + 30		1/fMCK + 30		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		1/fMCK + 40		1/fMCK + 40		1/fMCK + 40		ns
Slp hold time (from SCKp↑) Note 1	tsIK2	1.8 V ≤ EVDD0 ≤ 5.5 V		1/fMCK + 31		1/fMCK + 31		1/fMCK + 31		ns
		1.6 V ≤ EVDD0 ≤ 5.5 V		1/fMCK + 250		1/fMCK + 250		1/fMCK + 250		ns
Delay time from SCKp↓ to SOp output Note 2	tkSO2	C = 30 pF Note 3	2.7 V ≤ EVDD0 ≤ 5.5 V		2/fMCK + 44		2/fMCK + 110		2/fMCK + 110	ns
			2.4 V ≤ EVDD0 ≤ 5.5 V		2/fMCK + 75		2/fMCK + 110		2/fMCK + 110	ns
			1.8 V ≤ EVDD0 ≤ 5.5 V		2/fMCK + 110		2/fMCK + 110		2/fMCK + 110	ns
			1.6 V ≤ EVDD0 ≤ 5.5 V		2/fMCK + 220		2/fMCK + 220		2/fMCK + 220	ns

Note 1. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The setting for the Slp setup time becomes “to SCKp↓” and that for the Slp hold time becomes “from SCKp↓” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The setting for the delay time to SOp output becomes “from SCKp↑” when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 3. C is the load capacitance of the SOp output line.

Note 4. Transfer rate in the SNOOZE mode is 1 Mbps at the maximum.


Caution Select the normal input buffer for the Slp pin and SCKp pin and the normal output mode for the SOp pin by using the port input mode register g (PIMg) and the port output mode register g (POMg).

Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31), m: Unit number (m = 0, 1), n: Channel number (n = 0 to 3), g: PIM and POM numbers (g = 0, 1, 4, 5, 8, 14)


Remark 2. fMCK: Serial array unit operation clock frequency

(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00 to 03, 10 to 13).)


Connection in the SPI (CSI) communications with devices operating at same voltage levels



Timing of serial transfer in the SPI (CSI) communications with devices operating at same voltage levels when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1



Timing of serial transfer in the SPI (CSI) communications with devices operating at same voltage levels when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$



Remark 1. p: CSI number (p = 00, 01, 10, 11, 20, 21, 30, 31)

Remark 2. m: Unit number, n: Channel number (mn = 00 to 03, 10 to 13)

(5) In simplified I²C communications with devices operating at same voltage levels

<R> (TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCLr clock frequency	fSCL	2.7 V ≤ EVDD0 ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ		1000 Note 1		1000 Note 1		400Note 1	kHz
		1.8 V ≤ EVDD0 ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ		400Note 1		400Note 1		400Note 1	kHz
		1.8 V ≤ EVDD0 < 2.7 V, Cb = 100 pF, Rb = 5 kΩ		300Note 1		300Note 1		300Note 1	kHz
		1.6 V ≤ EVDD0 < 1.8 V, Cb = 100 pF, Rb = 5 kΩ		250Note 1		250Note 1		250Note 1	kHz
Hold time when SCLr is low	tLOW	2.7 V ≤ EVDD0 ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ	475		475		1150		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ EVDD0 < 2.7 V, Cb = 100 pF, Rb = 5 kΩ	1550		1550		1550		ns
		1.6 V ≤ EVDD0 < 1.8 V, Cb = 100 pF, Rb = 5 kΩ	1850		1850		1850		ns
Hold time when SCLr is high	tHIGH	2.7 V ≤ EVDD0 ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ	475		475		1150		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ	1150		1150		1150		ns
		1.8 V ≤ EVDD0 < 2.7 V, Cb = 100 pF, Rb = 5 kΩ	1550		1550		1550		ns
		1.6 V ≤ EVDD0 < 1.8 V, Cb = 100 pF, Rb = 5 kΩ	1850		1850		1850		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(5) In simplified I²C communications with devices operating at same voltage levels

<R> (TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)


Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Data setup time (reception)	tsu:DAT	2.7 V ≤ EVDD0 ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ	1/fMCK + 85 Note 2		1/fMCK + 85 Note 2		1/fMCK + 145 Note 2		ns
		1.8 V ≤ EVDD0 ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ	1/fMCK + 145 Note 2		1/fMCK + 145 Note 2		1/fMCK + 145 Note 2		ns
		1.8 V ≤ EVDD0 < 2.7 V, Cb = 100 pF, Rb = 5 kΩ	1/fMCK + 230 Note 2		1/fMCK + 230 Note 2		1/fMCK + 230 Note 2		ns
		1.6 V ≤ EVDD0 < 1.8 V, Cb = 100 pF, Rb = 5 kΩ	1/fMCK + 290 Note 2		1/fMCK + 290 Note 2		1/fMCK + 290 Note 2		ns
Data hold time (transmission)	thd:DAT	2.7 V ≤ EVDD0 ≤ 5.5 V, Cb = 50 pF, Rb = 2.7 kΩ	0	305	0	305	0	305	ns
		1.8 V ≤ EVDD0 ≤ 5.5 V, Cb = 100 pF, Rb = 3 kΩ	0	355	0	355	0	355	ns
		1.8 V ≤ EVDD0 < 2.7 V, Cb = 100 pF, Rb = 5 kΩ	0	405	0	405	0	405	ns
		1.6 V ≤ EVDD0 < 1.8 V, Cb = 100 pF, Rb = 5 kΩ	0	405	0	405	0	405	ns

Note 1. The listed times must be no greater than fMCK/4.**Note 2.** Set fMCK so that it will not exceed the hold time when SCLr is low or high.


Caution Select the normal input buffer and the N-ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the SDAr pin and the normal output mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register h (POMh).

(Remarks are listed on the next page.)

Connection in the simplified I²C communications with devices operating at same voltage levels



Timing of serial transfer in the simplified I²C communications with devices operating at same voltage levels



Remark 1. R_b[Q]: Communication line (SDAr) pull-up resistance, C_b[F]: Communication line (SDAr, SCLr) load capacitance

Remark 2. r: IIC number (r = 00, 01, 10, 11, 20, 21, 30, 31), g: PIM number (g = 0, 1, 4, 5, 8, 14), h: POM number (g = 0, 1, 4, 5, 7 to 9, 14)

Remark 3. f_{MCK}: Serial array unit operation clock frequency

(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00 to 03, 10 to 13).)

(6) In UART communications with devices operating at different voltage levels (1.8 V, 2.5 V, 3 V)

(TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Transfer rate		Reception	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	fMCK/6 Note 1	fMCK/6 Note 1	fMCK/6 Note 1	fMCK/6 Note 1	fMCK/6 Note 1	bps
				5.3					Mbps
			2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	fMCK/6 Note 1					bps
				5.3					Mbps
			1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V	fMCK/6 Notes 1, 2, 3					bps
				5.3					Mbps

<R>

Note 1. Transfer rate in the SNOOZE mode is within the range from 4800 to 9600 bps.

Note 2. Use this rate with EVDD0 ≥ Vb.

Note 3. The following conditions are required for low voltage interface when EVDD0 < VDD.

2.4 V ≤ EVDD0 < 2.7 V: 2.6 Mbps (max.)

1.8 V ≤ EVDD0 < 2.4 V: 1.3 Mbps (max.)

Note 4. The maximum operating frequencies of the CPU/peripheral hardware clock (fCLK) are:

HS (high-speed main) mode: 32 MHz (1.8 V ≤ VDD ≤ 5.5 V)

4 MHz (1.6 V ≤ VDD ≤ 5.5 V)

LS (low-speed main) mode: 24 MHz (1.8 V ≤ VDD ≤ 5.5 V)

4 MHz (1.6 V ≤ VDD ≤ 5.5 V)

LP (low-power main) mode: 2 MHz (1.6 V ≤ VDD ≤ 5.5 V)

Caution Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Vb[V]: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

Remark 3. fMCK: Serial array unit operation clock frequency

(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00 to 03, 10 to 13).)

Remark 4. Communications by using UART2 with devices operating at different voltage levels are not possible when the setting of bit 1 (PIOR1) of the peripheral I/O redirection register (PIOR) is 1.

(6) In UART communications with devices operating at different voltage levels (1.8 V, 2.5 V, 3 V)

(TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Transfer rate		Transmission	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V			Note 1		Note 1	bps
			Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 1.4 kΩ, Vb = 2.7 V			2.8Note 2		2.8Note 2	Mbps
			2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V			Note 3		Note 3	bps
			Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 2.7 kΩ, Vb = 2.3 V			1.2Note 4		1.2Note 4	Mbps
			1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V			Notes 5, 6		Notes 5, 6	bps
			Theoretical value of the maximum transfer rate Cb = 50 pF, Rb = 5.5 kΩ, Vb = 1.6 V			0.43 Note 7		0.43 Note 7	Mbps

Note 1. The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate.
Expression for calculating the transfer rate when 4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.2}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

Note 2. This rate is calculated as an example when the conditions described in the "Conditions" column are met. See **Note 1** above to calculate the maximum transfer rate under conditions of the customer.

- Note 3.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ V_b ≤ 2.7 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\} \times 3} \text{ [bps]}$$

$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{2.0}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.

- Note 4.** This rate is calculated as an example when the conditions described in the “Conditions” column are met. See **Note 3** above to calculate the maximum transfer rate under conditions of the customer.

- Note 5.** Use this rate with EVDD0 ≥ V_b.

- Note 6.** The smaller maximum transfer rate derived by using fmck/6 or the following expression is the valid maximum transfer rate. Expression for calculating the transfer rate when 1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ V_b ≤ 2.0 V

$$\text{Maximum transfer rate} = \frac{1}{\{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\} \times 3} \text{ [bps]}$$


$$\text{Baud rate error (theoretical value)} = \frac{\frac{1}{\text{Transfer rate} \times 2} - \{-C_b \times R_b \times \ln(1 - \frac{1.5}{V_b})\}}{(\frac{1}{\text{Transfer rate}}) \times \text{Number of transferred bits}} \times 100 \text{ [%]}$$

* This value is the theoretical value of the relative difference between the transmission and reception sides.


- Note 7.** This rate is calculated as an example when the conditions described in the “Conditions” column are met. Refer to **Note 6** above to calculate the maximum transfer rate under conditions of the customer.

- Caution** Select the TTL input buffer for the RxDq pin and the N-ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg). For V_{IH} and V_{IL}, see the DC characteristics with TTL input buffer selected.

In UART communications with devices operating at different voltage levels



Bit width in the UART communications with devices operating at different voltage levels (reference)



Remark 1. $R_b[\Omega]$: Communication line (TxDq) pull-up resistance, $C_b[\text{F}]$: Communication line (TxDq) load capacitance, $V_b[\text{V}]$: Communication line voltage

Remark 2. q: UART number (q = 0 to 3), g: PIM and POM number (g = 0, 1, 8, 14)

Remark 3. f_{MCK} : Serial array unit operation clock frequency

(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00 to 03, 10 to 13).)

Remark 4. Communications by using UART2 with devices operating at different voltage levels are not possible when the setting of bit 1 (PIOR1) of the peripheral I/O redirection register (PIOR) is 1.

(7) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (2.5 V or 3 V) with the internal SCKp clock (the ratings below are only applicable to CSI00)

<R> (TA = -40 to +105°C, 2.7 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Item	Symbol	Conditions		HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time	tkCY1	tkCY1 ≥ 2/fCLK	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 20 pF, Rb = 1.4 kΩ	200		200		2300		ns
			2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ	300		300		2300		ns
SCKp high-level width	tkH1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 20 pF, Rb = 1.4 kΩ		tkCY1/2 - 50		tkCY1/2 - 50		tkCY1/2 - 50		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ		tkCY1/2 - 120		tkCY1/2 - 120		tkCY1/2 - 120		ns
SCKp low-level width	tkL1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 20 pF, Rb = 1.4 kΩ		tkCY1/2 - 7		tkCY1/2 - 7		tkCY1/2 - 50		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ		tkCY1/2 - 10		tkCY1/2 - 10		tkCY1/2 - 50		ns
Slp setup time (to SCKp↑) Note 1	tsIK1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 20 pF, Rb = 1.4 kΩ		58		58		479		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ		121		121		479		ns
Slp hold time (from SCKp↑) Note 1	tsIH1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 20 pF, Rb = 1.4 kΩ		10		10		10		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ		10		10		10		ns
Delay time from SCKp↓ to SOp output Note 1	tkSO1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 20 pF, Rb = 1.4 kΩ			60		60		60	ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ			130		130		130	ns

(Notes, Caution, and Remarks are listed on the next page.)

(7) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (2.5 V or 3 V) with the internal SCKp clock (the ratings below are only applicable to CSI00)

<R> (TA = -40 to +105°C, 2.7 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Slp setup time (to SCKp↓) Note 2	tsIK1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 20 pF, Rb = 1.4 kΩ	23		23		110		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ	33		33		110		ns
Slp hold time (from SCKp↓) Note 2	tkSI1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 20 pF, Rb = 1.4 kΩ	10		10		10		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ	10		10		10		ns
Delay time from SCKp↑ to SOp output Note 2	tkSO1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 20 pF, Rb = 1.4 kΩ		10		10		10	ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 20 pF, Rb = 2.7 kΩ		10		10		10	ns

Note 1. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. This setting applies when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

Remark 1. Rb[Ω]: Communication line (SCKp, SOp) pull-up resistance, Cb[F]: Communication line (SCKp, SOp) load capacitance, Vb[V]: Communication line voltage

Remark 2. p: CSI number (p = 00), m: Unit number (m = 0), n: Channel number (n = 0), g: PIM and POM numbers (g = 1)

Remark 3. fMCK: Serial array unit operation clock frequency
(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00).)

Remark 4. The listed times are only valid when the peripheral I/O redirect function of CSI00 is not in use.

(8) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock

<R> (TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/3)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time	tkCY1	tkCY1 ≥ 4/fCLK 4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	300		300		2300		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	500		500		2300		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note} , Cb = 30 pF, Rb = 5.5 kΩ	1150		1150		2300		ns
SCKp high-level width	tkH1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tkCY1/2 - 75		tkCY1/2 - 75		tkCY1/2 - 75		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tkCY1/2 - 170		tkCY1/2 - 170		tkCY1/2 - 170		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note} , Cb = 30 pF, Rb = 5.5 kΩ	tkCY1/2 - 458		tkCY1/2 - 458		tkCY1/2 - 458		ns
SCKp low-level width	tkL1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	tkCY1/2 - 12		tkCY1/2 - 12		tkCY1/2 - 50		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	tkCY1/2 - 18		tkCY1/2 - 18		tkCY1/2 - 50		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note} , Cb = 30 pF, Rb = 5.5 kΩ	tkCY1/2 - 50		tkCY1/2 - 50		tkCY1/2 - 50		ns

Note Use this setting with EVDD0 ≥ Vb.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed two pages after the next page.)

(8) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock

<R> (TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/3)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Slp setup time (to SCKp↑) ^{Note 1}	tsIK1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	81		81		479		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	177		177		479		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 30 pF, Rb = 5.5 kΩ	479		479		479		ns
Slp hold time (from SCKp↑) ^{Note 1}	tkSI1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	19		19		19		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	19		19		19		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 30 pF, Rb = 5.5 kΩ	19		19		19		ns
Delay time from SCKp↓ to SOp output ^{Note 1}	tkSO1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ		100		100		100	ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ		195		195		195	ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 30 pF, Rb = 5.5 kΩ		483		483		483	ns

Note 1. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1.

Note 2. Use this setting with EVDD0 ≥ Vb.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the page after the next page.)

(8) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the internal SCKp clock

<R> (TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(3/3)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Slp setup time (to SCKp↓) ^{Note 1}	tsIK1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	44		44		110		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	44		44		110		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 30 pF, Rb = 5.5 kΩ	110		110		110		ns
Slp hold time (from SCKp↓) ^{Note 1}	tKSI1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ	19		19		19		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ	19		19		19		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 30 pF, Rb = 5.5 kΩ	19		19		19		ns
Delay time from SCKp↑ to SOp output ^{Note 1}	tKSO1	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ		25		25		25	ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ		25		25		25	ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 30 pF, Rb = 5.5 kΩ		25		25		25	ns


Note 1. This setting applies when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 2. Use this setting with EVDD0 ≥ Vb.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (VDD tolerance (when 30- to 52-pin products)/EVDD tolerance (when 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Connection in the SPI (CSI) communications with devices operating at different voltage levels




Remark 1. $R_b[\Omega]$: Communication line (SCKp, SOp) pull-up resistance, $C_b[F]$: Communication line (SCKp, SOp) load capacitance, $V_b[V]$: Communication line voltage

Remark 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)


Remark 3. f_{MCK} : Serial array unit operation clock frequency

(To set this operating clock, use the CKSmn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00).)

Remark 4. Communications by using CSI01 of 48-, 52-, and 64-pin products, and CSI11 and CSI21 with devices operating at different voltage levels are not possible. Use other CSI channels to handle such communications.

Timing of serial transfer in the SPI (CSI) communications in the master mode with devices operating at different voltage levels when $DAPmn = 0$ and $CKPmn = 0$, or $DAPmn = 1$ and $CKPmn = 1$ 

Timing of serial transfer in the SPI (CSI) communications in the master mode with devices operating at different voltage levels when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$



Remark 1. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number, n: Channel number ($mn = 00, 01, 02, 10, 12, 13$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)

Remark 2. Communications by using CSI01 of 48-, 52-, and 64-pin products, and CSI11 and CSI21 with devices operating at different voltage levels are not possible. Use other CSI channels to handle such communications.

- (9) In SPI (CSI) communications in the slave mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the external SCKp clock

<R> (TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Item	Symbol	Conditions		HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
				Min.	Max.	Min.	Max.	Min.	Max.	
SCKp cycle time Note 1	tkCY2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	24 MHz < fMCK	14/fMCK		—		—		ns
			20 MHz < fMCK ≤ 24 MHz	12/fMCK		12/fMCK		—		ns
			8 MHz < fMCK ≤ 20 MHz	10/fMCK		10/fMCK		—		ns
			4 MHz < fMCK ≤ 8 MHz	8/fMCK		8/fMCK		—		ns
			fMCK ≤ 4 MHz	6/fMCK		6/fMCK		10/fMCK		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V,	24 MHz < fMCK	20/fMCK		—		—		ns
			20 MHz < fMCK ≤ 24 MHz	16/fMCK		16/fMCK		—		ns
			16 MHz < fMCK ≤ 20 MHz	14/fMCK		14/fMCK		—		ns
			8 MHz < fMCK ≤ 16 MHz	12/fMCK		12/fMCK		—		ns
			4 MHz < fMCK ≤ 8 MHz	8/fMCK		8/fMCK		—		ns
			fMCK ≤ 4 MHz	6/fMCK		6/fMCK		10/fMCK		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V Note 2	24 MHz < fMCK	48/fMCK		—		—		ns
			20 MHz < fMCK ≤ 24 MHz	36/fMCK		36/fMCK		—		ns
			16 MHz < fMCK ≤ 20 MHz	32/fMCK		32/fMCK		—		ns
			8 MHz < fMCK ≤ 16 MHz	26/fMCK		26/fMCK		—		ns
			4 MHz < fMCK ≤ 8 MHz	16/fMCK		16/fMCK		—		ns
			fMCK ≤ 4 MHz	10/fMCK		10/fMCK		10/fMCK		ns

(Notes and Caution are listed on the next page, and Remarks are listed on the page after the next page.)

(9) In SPI (CSI) communications in the slave mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the external SCKp clock

<R> (TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(2/2)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCKp high-/low-level width	tkH2, tkL2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	tkCY2/2 - 12		tkCY2/2 - 12		tkCY2/2 - 50		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	tkCY2/2 - 18		tkCY2/2 - 18		tkCY2/2 - 50		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2}	tkCY2/2 - 50		tkCY2/2 - 50		tkCY2/2 - 50		ns
Slp setup time (to SCKp↑) ^{Note 3}	tSIK2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V	1/fMCK + 20		1/fMCK + 20		1/fMCK + 30		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V	1/fMCK + 20		1/fMCK + 20		1/fMCK + 30		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2}	1/fMCK + 30		1/fMCK + 30		1/fMCK + 30		ns
Slp hold time (from SCKp↑) ^{Note 3}	tKSI2		1/fMCK + 31		1/fMCK + 31		1/fMCK + 31		ns
Delay time from SCKp↓ to SOp output ^{Note 4}	tkSO2	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 30 pF, Rb = 1.4 kΩ		2/fMCK + 120		2/fMCK + 120		2/fMCK + 573	ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 30 pF, Rb = 2.7 kΩ		2/fMCK + 214		2/fMCK + 214		2/fMCK + 573	ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 30 pF, Rb = 5.5 kΩ		2/fMCK + 573		2/fMCK + 573		2/fMCK + 573	ns

Note 1. Transfer rate in the SNOOZE mode: 1 Mbps (max.)

Note 2. Use this setting with EVDD0 ≥ Vb.


Note 3. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The Slp setup time becomes "to SCKp↓" and Slp hold time becomes "from SCKp↓" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Note 4. This setting applies when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1. The delay time to SOp output becomes "from SCKp↑" when DAPmn = 0 and CKPmn = 1, or DAPmn = 1 and CKPmn = 0.

Caution Select the TTL input buffer for the Slp pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SOp pin and SCKp pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Connection in the SPI (CSI) communications with devices operating at different voltage levels



Remark 1. $R_b[Q]$: Communication line (SO_p) pull-up resistance, $C_b[F]$: Communication line (SO_p) load capacitance, $V_b[V]$: Communication line voltage


Remark 2. p: CSI number (p = 00, 01, 10, 20, 30, 31), m: Unit number, n: Channel number (mn = 00, 01, 02, 10, 12, 13), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

Remark 3. f_{MCK} : Serial array unit operation clock frequency


(To set this operating clock, use the CKSMn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00, 01, 02, 10, 12 and 13).)

Remark 4. Communications by using CSI01 of 48-, 52-, and 64-pin products, and CSI11 and CSI21 with devices operating at different voltage levels are not possible. Use other CSI channels to handle such communications.

Timing of serial transfer in the SPI (CSI) communications in the slave mode with devices operating at different voltage levels when DAPmn = 0 and CKPmn = 0, or DAPmn = 1 and CKPmn = 1



Timing of serial transfer in the SPI (CSI) communications in the slave mode with devices operating at different voltage levels when $\text{DAPmn} = 0$ and $\text{CKPmn} = 1$, or $\text{DAPmn} = 1$ and $\text{CKPmn} = 0$



Remark 1. p: CSI number ($p = 00, 01, 10, 20, 30, 31$), m: Unit number, n: Channel number ($mn = 00, 01, 02, 10, 12, 13$), g: PIM and POM number ($g = 0, 1, 4, 5, 8, 14$)

Remark 2. Communications by using CSI01 of 48-, 52-, and 64-pin products, and CSI11 and CSI21 with devices operating at different voltage levels are not possible. Use other CSI channels to handle such communications.

(10) Simplified I²C communications with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V)

<R> (TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

(1/2)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
SCLr clock frequency	fSCL	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ		1000 Note 1		1000 Note 1		300 Note 1	kHz
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ		1000 Note 1		1000 Note 1		300 Note 1	kHz
		4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ		400 Note 1		400 Note 1		300 Note 1	kHz
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ		400 Note 1		400 Note 1		300 Note 1	kHz
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 100 pF, Rb = 5.5 kΩ		300 Note 1		300 Note 1		300 Note 1	kHz
Hold time when SCLr is low	tLOW	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	475		475		1550		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	475		475		1550		ns
		4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	1150		1550		1550		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	1150		1550		1550		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 100 pF, Rb = 5.5 kΩ	1550		1550		1550		ns
Hold time when SCLr is high	tHIGH	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	245		245		610		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	200		200		610		ns
		4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	675		675		610		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	600		600		610		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 100 pF, Rb = 5.5 kΩ	610		610		610		ns

(10) Simplified I²C communications with devices operating at different voltage levels (1.8 V, 2.5 V, and 3 V)

<R> (TA = -40 to +105°C, 1.8 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)



(2/2)

Item	Symbol	Conditions	HS (High-Speed Main) Mode		LS (Low-Speed Main) Mode		LP (Low-Power Main) Mode		Unit
			Min.	Max.	Min.	Max.	Min.	Max.	
Data setup time (reception)	tsu:DAT	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	1/fMCK + 135 Note 3		1/fMCK + 135 Note 3		1/fMCK + 190 Note 3		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	1/fMCK + 135 Note 3		1/fMCK + 135 Note 3		1/fMCK + 190 Note 3		ns
		4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	1/fMCK + 190 Note 3		1/fMCK + 190 Note 3		1/fMCK + 190 Note 3		ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	1/fMCK + 190 Note 3		1/fMCK + 190 Note 3		1/fMCK + 190 Note 3		ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 100 pF, Rb = 5.5 kΩ	1/fMCK + 190 Note 3		1/fMCK + 190 Note 3		1/fMCK + 190 Note 3		ns
Data hold time (transmission)	thd:DAT	4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 50 pF, Rb = 2.7 kΩ	0	305	0	305	0	305	ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 50 pF, Rb = 2.7 kΩ	0	305	0	305	0	305	ns
		4.0 V ≤ EVDD0 ≤ 5.5 V, 2.7 V ≤ Vb ≤ 4.0 V, Cb = 100 pF, Rb = 2.8 kΩ	0	355	0	355	0	355	ns
		2.7 V ≤ EVDD0 < 4.0 V, 2.3 V ≤ Vb ≤ 2.7 V, Cb = 100 pF, Rb = 2.7 kΩ	0	355	0	355	0	355	ns
		1.8 V ≤ EVDD0 < 3.3 V, 1.6 V ≤ Vb ≤ 2.0 V ^{Note 2} , Cb = 100 pF, Rb = 5.5 kΩ	0	405	0	405	0	405	ns

Note 1. The listed times must be no greater than fMCK/4.**Note 2.** Use this setting with EVDD0 ≥ Vb.**Note 3.** Set fMCK so that it will not exceed the hold time when SCLr is low or high.

Caution Select the TTL input buffer and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SDAr pin and the N-ch open drain output (VDD tolerance (for the 30- to 52-pin products)/EVDD tolerance (for the 64- to 128-pin products)) mode for the SCLr pin by using port input mode register g (PIMg) and port output mode register g (POMg). For VIH and VIL, see the DC characteristics with TTL input buffer selected.

(Remarks are listed on the next page.)

Connection in the I²C communications with devices operating at different voltage levelsTiming of serial transfer in the simplified I²C communications with devices operating at different voltage levels

Remark 1. $R_b[\Omega]$: Communication line (SDAr, SCLr) pull-up resistance, $C_b[F]$: Communication line (SDAr, SCLr) load capacitance, $V_b[V]$: Communication line voltage

Remark 2. r: IIC number (r = 00, 01, 10, 20, 30, 31), g: PIM and POM number (g = 0, 1, 4, 5, 8, 14)

Remark 3. f_{MCK} : Serial array unit operation clock frequency

(To set this operating clock, use the CKSMn bit in the serial mode register mn (SMRmn) (m: Unit number, n: Channel number = 00, 01, 02, 10, 12 and 13).)

37.5.2 Serial interface UARTA

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Transfer rate			200	0	19200	bps

Caution Select the normal input buffer for the RxDq pin and the normal output mode for the TxDq pin by using port input mode register g (PIMg) and port output mode register g (POMg).

Remark g: PIM number (g = 3, 4, 7, 8), h: POM number (h = 3, 4, 7, 8, 12)

37.5.3 Serial interface IICA

(1) I²C standard mode

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
SCLA0 clock frequency	fSCL	Standard mode: fCLK $\geq 1\text{ MHz}$	0		100	kHz
Setup time of restart condition	tSU:STA		4.7			μs
Hold time ^{Note 1}	tHD:STA		4.0			μs
Hold time when SCLA0 is low	tLOW		4.7			μs
Hold time when SCLA0 is high	tHIGH		4.0			μs
Data setup time (reception)	tSU:DAT		250			ns
Data hold time (transmission) ^{Note 2}	tHD:DAT		0		3.45	μs
Setup time of stop condition	tSU:STO		4.0			μs
Bus-free time	tBUF		4.7			μs

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.

Note 2. The maximum value of tHD:DAT applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.

Caution The listed frequency and times apply even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. In such cases, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.

Remark The maximum value of communication line capacitance (C_b) and communication line pull-up resistor (R_b) are as follows.
 $C_b = 400\text{ pF}$, $R_b = 2.7\text{ k}\Omega$

(2) I²C fast mode(T_A = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
SCLA0 clock frequency	fSCL	Fast mode: fCLK ≥ 3.5 MHz 1.8 V ≤ EVDD0 ≤ 5.5 V	0		400	kHz
Setup time of restart condition	tSU:STA	1.8 V ≤ EVDD0 ≤ 5.5 V	0.6			μs
Hold time ^{Note 1}	tHD:STA	1.8 V ≤ EVDD0 ≤ 5.5 V	0.6			μs
Hold time when SCLA0 is low	tLOW	1.8 V ≤ EVDD0 ≤ 5.5 V	1.3			μs
Hold time when SCLA0 is high	tHIGH	1.8 V ≤ EVDD0 ≤ 5.5 V	0.6			μs
Data setup time (reception)	tSU:DAT	1.8 V ≤ EVDD0 ≤ 5.5 V	100			ns
Data hold time (transmission) ^{Note 2}	tHD:DAT	1.8 V ≤ EVDD0 ≤ 5.5 V	0		0.9	μs
Setup time of stop condition	tSU:STO	1.8 V ≤ EVDD0 ≤ 5.5 V	0.6			μs
Bus-free time	tBUF	1.8 V ≤ EVDD0 ≤ 5.5 V	1.3			μs

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.**Note 2.** The maximum value of tHD:DAT applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.**Caution** The values in the above table apply even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. In such cases, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.**Remark** The maximum value of communication line capacitance (Cb) and communication line pull-up resistor (Rb) are as follows.
Cb = 320 pF, Rb = 1.1 kΩ


(3) I²C fast mode plus

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
SCLAn clock frequency	fSCL	Fast mode plus: fCLK ≥ 10 MHz 2.7 V ≤ EVDD0 ≤ 5.5 V	0		1000	kHz
Setup time of restart condition	tSU:STA	2.7 V ≤ EVDD0 ≤ 5.5 V	0.26			μs
Hold time ^{Note 1}	tHD:STA	2.7 V ≤ EVDD0 ≤ 5.5 V	0.26			μs
Hold time when SCLAn is low	tLOW	2.7 V ≤ EVDD0 ≤ 5.5 V	0.5			μs
Hold time when SCLAn is high	tHIGH	2.7 V ≤ EVDD0 ≤ 5.5 V	0.26			μs
Data setup time (reception)	tSU:DAT	2.7 V ≤ EVDD0 ≤ 5.5 V	50			ns
Data hold time (transmission) ^{Note 2}	tHD:DAT	2.7 V ≤ EVDD0 ≤ 5.5 V	0		0.45	μs
Setup time of stop condition	tSU:STO	2.7 V ≤ EVDD0 ≤ 5.5 V	0.26			μs
Bus-free time	tBUF	2.7 V ≤ EVDD0 ≤ 5.5 V	0.5			μs

Note 1. The first clock pulse is generated after this period when the start or restart condition is detected.**Note 2.** The maximum value of tHD:DAT applies to normal transfer. The clock stretching will be inserted on reception of an acknowledgment (ACK) signal.**Caution** The values in the above table apply even when bit 2 (PIOR2) in the peripheral I/O redirection register (PIOR) is 1. In such cases, the pin characteristics (IOH1, IOL1, VOH1, VOL1) must satisfy the values in the redirect destination.**Remark** The maximum value of communication line capacitance (Cb) and communication line pull-up resistor (Rb) are as follows.
Cb = 120 pF, Rb = 1.1 kΩ

IICA serial transfer timing

**Remark** n = 0, 1

37.6 Analog Characteristics

37.6.1 A/D converter characteristics

<R> (1) Normal modes 1 and 2

(TA = -40 to +105°C, 2.4 V ≤ AVREFP ≤ VDD ≤ 5.5 V, VSS = 0 V,

reference voltage (+) = AVREFP (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM (ADREFM = 1),

target pins: ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Resolution	RES		8		12	Bit
Conversion clock	fAD		1		32	MHz
Overall error ^{Notes 1, 3, 4, 5}	AINL	4.5 V ≤ AVREFP = VDD ≤ 5.5 V			±7.5	LSB
		2.7 V ≤ AVREFP = VDD ≤ 5.5 V			±9.0	LSB
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V			±9.0	LSB
Conversion time ^{Note 6}	tCONV	4.5 V ≤ AVREFP = VDD ≤ 5.5 V	2.0			μs
		2.7 V ≤ AVREFP = VDD ≤ 5.5 V	2.0			μs
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V	2.0			μs
Zero-scale error ^{Notes 1, 2, 3, 4, 5}	EZS	4.5 V ≤ AVREFP = VDD ≤ 5.5 V			±0.17	%FSR
		2.7 V ≤ AVREFP = VDD ≤ 5.5 V			±0.21	%FSR
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V			±0.21	%FSR
Full-scale error ^{Notes 1, 2, 3, 4, 5}	EFS	4.5 V ≤ AVREFP = VDD ≤ 5.5 V			±0.17	%FSR
		2.7 V ≤ AVREFP = VDD ≤ 5.5 V			±0.21	%FSR
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V			±0.21	%FSR
Integral linearity error ^{Notes 1, 4, 5}	ILE	4.5 V ≤ AVREFP = VDD ≤ 5.5 V			±3.0	LSB
		2.7 V ≤ AVREFP = VDD ≤ 5.5 V			±3.0	LSB
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V			±3.0	LSB
Differential linearity error ^{Note 1}	DLE	4.5 V ≤ AVREFP = VDD ≤ 5.5 V		±1.0		LSB
		2.7 V ≤ AVREFP = VDD ≤ 5.5 V		±1.0		LSB
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V		±1.0		LSB
Analog input voltage	VAIN		0		AVREFP	V

Note 1. This value does not include the quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. When pins ANI16 to ANI31 are selected as the target pins for conversion, the maximum values are as follows.

Overall error: Add ±3 LSB to the maximum value.

Zero-scale/full-scale error: Add ±0.04%FSR to the maximum value.

Note 4. When reference voltage (+) = VDD and reference voltage (-) = VSS, the maximum values are as follows.

Overall error: Add ±10 LSB to the maximum value.

Zero-scale/full-scale error: Add ±0.25%FSR to the maximum value.

Integral linearity error: Add ±4 LSB to the maximum value.

Note 5. When AVREFP < VDD, the maximum values are as follows.

Overall error/zero-scale error/full-scale error: Add (±0.75 LSB × (VDD voltage (V) - AVREFP voltage (V))) to the maximum value.

Integral linearity error: Add (±0.2 LSB × (VDD voltage (V) - AVREFP voltage (V))) to the maximum value.

Note 6. When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least 5 μs. Accordingly, use standard mode 2 with the longer sampling time.

<R>

(2) Low-voltage modes 1 and 2

(TA = -40 to +105°C, 1.6 V ≤ AVREFP ≤ VDD ≤ 5.5 V, VSS = 0 V,

reference voltage (+) = AVREFP (ADREFP1 = 0, ADREFP0 = 1), reference voltage (-) = AVREFM (ADREFM = 1),

target pins ANI2 to ANI14, internal reference voltage, and temperature sensor output voltage)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Resolution	RES		8		12	Bit
Conversion clock	fAD		1		24	MHz
Overall error ^{Notes 1, 3, 4, 5}	AINL	2.7 V ≤ AVREFP = VDD ≤ 5.5 V			±9	LSB
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V			±9	LSB
		1.8 V ≤ AVREFP = VDD ≤ 5.5 V			±11.5	LSB
		1.6 V ≤ AVREFP = VDD ≤ 5.5 V			±12.0	LSB
Conversion time ^{Note 6}	tCONV	2.7 V ≤ AVREFP = VDD ≤ 5.5 V	3.33			μs
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V	5.0			μs
		1.8 V ≤ AVREFP = VDD ≤ 5.5 V	10.0			μs
		1.6 V ≤ AVREFP = VDD ≤ 5.5 V	20.0			μs
Zero-scale error ^{Notes 1, 2, 3, 4, 5}	Ezs	2.7 V ≤ AVREFP = VDD ≤ 5.5 V			±0.21	%FSR
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V			±0.21	%FSR
		1.8 V ≤ AVREFP = VDD ≤ 5.5 V			±0.27	%FSR
		1.6 V ≤ AVREFP = VDD ≤ 5.5 V			±0.28	%FSR
Full-scale error ^{Notes 1, 2, 3, 4, 5}	Efs	2.7 V ≤ AVREFP = VDD ≤ 5.5 V			±0.21	%FSR
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V			±0.21	%FSR
		1.8 V ≤ AVREFP = VDD ≤ 5.5 V			±0.27	%FSR
		1.6 V ≤ AVREFP = VDD ≤ 5.5 V			±0.28	%FSR
Integral linearity error ^{Notes 1, 4, 5}	ILE	2.7 V ≤ AVREFP = VDD ≤ 5.5 V			±4.0	LSB
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V			±4.0	LSB
		1.8 V ≤ AVREFP = VDD ≤ 5.5 V			±4.5	LSB
		1.6 V ≤ AVREFP = VDD ≤ 5.5 V			±4.5	LSB
Differential linearity error ^{Note 1}	DLE	2.7 V ≤ AVREFP = VDD ≤ 5.5 V		±1.5		LSB
		2.4 V ≤ AVREFP = VDD ≤ 5.5 V		±1.5		LSB
		1.8 V ≤ AVREFP = VDD ≤ 5.5 V		±2.0		LSB
		1.6 V ≤ AVREFP = VDD ≤ 5.5 V		±2.0		LSB
Analog input voltage	VAIN		0		AVREFP	V

Note 1. This value does not include the quantization error (±1/2 LSB).**Note 2.** This value is indicated as a ratio (%FSR) to the full-scale value.**Note 3.** When pins ANI16 to ANI31 are selected as the target pins for conversion, the maximum values are as follows.

Overall error: Add ±3 LSB to the maximum value.

Zero-scale/full-scale error: Add ±0.04%FSR to the maximum value.

Note 4. When reference voltage (+) = VDD and reference voltage (-) = VSS, the maximum values are as follows.

Overall error: Add ±10 LSB to the maximum value.

Zero-scale/full-scale error: Add ±0.25%FSR to the maximum value.

Integral linearity error: Add ±4 LSB to the maximum value.

Note 5. When AVREFP < VDD, the maximum values are as follows.

Overall error/zero-scale error/full-scale error: Add (±0.75 LSB × (VDD voltage (V) - AVREFP voltage (V))) to the maximum value.

Integral linearity error: Add (±0.2 LSB × (VDD voltage (V) - AVREFP voltage (V))) to the maximum value.

- Note 6.** When the internal reference voltage or the temperature sensor output voltage is selected as the target for conversion, the sampling time must be at least 5 μs . Accordingly, use standard mode 2 with the longer sampling time, and use the conversion clock (fAD) of no more than 16 MHz.

<R> (3) When the internal reference voltage is selected as reference voltage (+)

(T_A = -40 to +105°C, 1.8 V ≤ V_{DD} ≤ 5.5 V, V_{SS} = 0 V, low-voltage modes 1 and 2,
reference voltage (+) = internal reference voltage (ADREFP1 = 1, ADREFP0 = 0),
reference voltage (-) = AVREFM (ADREFM = 1)

Item	Symbol	Conditions		Min.	Typ.	Max.	Unit
Resolution	RES			8			Bit
Conversion clock	f _{AD}	8-bit resolution	1.6 V ≤ V _{DD} ≤ 5.5 V	1		2	MHz
Zero-scale error ^{Notes 1, 2}	E _{ZS}	8-bit resolution	1.6 V ≤ V _{DD} ≤ 5.5 V			±0.6	%FSR
Integral linearity error ^{Note 1}	I _{LE}	8-bit resolution	1.6 V ≤ V _{DD} ≤ 5.5 V			±2.0	LSB
Differential linearity error ^{Note 1}	D _{LE}	8-bit resolution	1.6 V ≤ V _{DD} ≤ 5.5 V		±1.0		LSB
Analog input voltage	V _{AIN}			0		V _{BGR} Note 3	V

Note 1. This value does not include the quantization error (±1/2 LSB).

Note 2. This value is indicated as a ratio (%FSR) to the full-scale value.

Note 3. Refer to 37.6.2 Temperature sensor/internal reference voltage characteristics.

Note 4. When reference voltage (-) is selected as V_{SS}, the maximum values are as follows.

Zero-scale error: Add ±0.35%FSR to the maximum value.

Integral linearity error: Add ±0.5 LSB to the maximum value.

<R>

37.6.2 Temperature sensor/internal reference voltage characteristics

(TA = -40 to +105°C, 1.8 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Temperature sensor output voltage	VTMPS25	Setting ADS register = 80H, TA = +25°C		1.05		V
Internal reference voltage	VBGR	Setting ADS register = 81H	1.42	1.48	1.54	V
Temperature coefficient	FVTMPS	Temperature dependency of the temperature sensor voltage		-3.3		mV/°C
Operation stabilization wait time	tAMP		5			μs

37.6.3 D/A converter characteristics

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Resolution	RES				8	Bit
Overall error	AINL	Rload = 8 MΩ, 1.8 V ≤ VDD ≤ 5.5 V			± 2.5	LSB
		Rload = 4 MΩ, 1.8 V ≤ VDD ≤ 5.5 V			± 2.5	LSB
Settling time	tSET	Cload = 20 pF, 2.7 V ≤ VDD ≤ 5.5 V			3	μs
		1.6 V ≤ VDD ≤ 5.5 V			6	μs

37.6.4 Comparator characteristics

(TA = -40 to +105°C, 1.6 V ≤ EVDD0 = EVDD1 ≤ VDD ≤ 5.5 V, VSS = EVSS0 = EVSS1 = 0 V)


Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Input voltage range	IVREF	Input to the IVREF0 and IVREF1 pins C0LVL = 0, C1LVL = 0	0		VDD - 1.4	V
		Input to the IVREF0 and IVREF1 pins C0LVL = 1, C1LVL = 1	1.4		VDD	V
	IVCMP	Input to the IVCMP0 and IVCMP1 pins	-0.3		VDD + 0.3	V
Output delay	td	VDD = 3.0 V, Input slew rate > 1 V/μs	High-speed mode		1.5	μs
			Low-speed mode	3.0		μs
Offset voltage	—	High-speed mode			50	mV
		Low-speed mode			40	mV
Operation stabilization wait time	tcMP		30			μs
Internal reference voltage	VBGR2		1.4		1.6	V

37.6.5 POR circuit characteristics

(TA = -40 to +105°C, VSS = 0 V)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Detection voltage	VPOR, VPDR		1.43	1.50	1.57	V
Minimum pulse width ^{Note}	TPW		300			μs

Note This width is the minimum time required for a POR reset when VDD falls below VPDR. This width is also the minimum time required for a POR reset from when VDD falls below 0.7 V to when VDD exceeds VPOR in the STOP mode or while the main system clock is stopped through setting bit 0 (HIOSTOP) and bit 7 (MSTOP) in the clock operation status control register (CSC).



37.6.6 LVD circuit characteristics

(1) LVD0 Detection Voltage in the Reset Mode and Interrupt Mode

<R> ($T_A = -40$ to $+105^\circ\text{C}$, $V_{PDR} \leq V_{DD} \leq 5.5$ V, $V_{SS} = 0$ V)

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit
Detection voltage	Supply voltage level	VLVD00	The power supply voltage is rising.	3.84	3.96	4.08	V
			The power supply voltage is falling.	3.76	3.88	4.00	V
		VLVD01	The power supply voltage is rising.	2.88	2.97	3.06	V
			The power supply voltage is falling.	2.82	2.91	3.00	V
		VLVD02	The power supply voltage is rising.	2.59	2.67	2.75	V
			The power supply voltage is falling.	2.54	2.62	2.70	V
		VLVD03	The power supply voltage is rising.	2.31	2.38	2.45	V
			The power supply voltage is falling.	2.26	2.33	2.40	V
		VLVD04	The power supply voltage is rising.	1.84	1.90	1.95	V
			The power supply voltage is falling.	1.80	1.86	1.91	V
		VLVD05	The power supply voltage is rising.	1.64	1.69	1.74	V
			The power supply voltage is falling.	1.60	1.65	1.70	V
Minimum pulse width		t _{LW}		500			μs
Detection delay time						500	μs

(2) LVD1 Detection Voltage of Reset Mode and Interrupt Mode

<R> (TA = -40 to +105°C, VPDR ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item		Symbol	Conditions	Min.	Typ.	Max.	Unit
Detection voltage	Supply voltage level	VLVD10	The power supply voltage is rising.	4.08	4.16	4.24	V
			The power supply voltage is falling.	4.00	4.08	4.16	V
		VLVD11	The power supply voltage is rising.	3.88	3.96	4.04	V
			The power supply voltage is falling.	3.80	3.88	3.96	V
		VLVD12	The power supply voltage is rising.	3.68	3.75	3.82	V
			The power supply voltage is falling.	3.60	3.67	3.74	V
		VLVD13	The power supply voltage is rising.	3.48	3.55	3.62	V
			The power supply voltage is falling.	3.40	3.49	3.54	V
		VLVD14	The power supply voltage is rising.	3.28	3.35	3.42	V
			The power supply voltage is falling.	3.20	3.27	3.34	V
		VLVD15	The power supply voltage is rising.	3.07	3.13	3.19	V
			The power supply voltage is falling.	3.00	3.06	3.12	V
		VLVD16	The power supply voltage is rising.	2.91	2.97	3.03	V
			The power supply voltage is falling.	2.85	2.91	2.97	V
		VLVD17	The power supply voltage is rising.	2.76	2.815	2.87	V
			The power supply voltage is falling.	2.70	2.755	2.81	V
		VLVD18	The power supply voltage is rising.	2.61	2.66	2.71	V
			The power supply voltage is falling.	2.55	2.60	2.65	V
		VLVD19	The power supply voltage is rising.	2.45	2.50	2.55	V
			The power supply voltage is falling.	2.40	2.45	2.50	V
		VLVD110	The power supply voltage is rising.	2.35	2.40	2.45	V
			The power supply voltage is falling.	2.30	2.35	2.40	V
		VLVD111	The power supply voltage is rising.	2.25	2.295	2.34	V
			The power supply voltage is falling.	2.20	2.25	2.29	V
		VLVD112	The power supply voltage is rising.	2.15	2.195	2.24	V
			The power supply voltage is falling.	2.10	2.145	2.19	V
		VLVD113	The power supply voltage is rising.	2.05	2.09	2.13	V
			The power supply voltage is falling.	2.00	2.04	2.08	V
		VLVD114	The power supply voltage is rising.	1.94	1.98	2.02	V
			The power supply voltage is falling.	1.90	1.94	1.98	V
		VLVD115 Note	The power supply voltage is rising.	1.84	1.875	1.91	V
			The power supply voltage is falling.	1.80	1.835	1.87	V
		VLVD116 Note	The power supply voltage is rising.	1.74	1.775	1.81	V
			The power supply voltage is falling.	1.70	1.735	1.77	V
		VLVD117 Note	The power supply voltage is rising.	1.64	1.67	1.70	V
			The power supply voltage is falling.	1.60	1.63	1.66	V
Minimum pulse width		tlw		500			μs
Detection delay time						500	μs

Note This setting can only be used when LVD0 is disabled.

37.6.7 Power supply voltage rising slope characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = 0\text{ V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Power supply voltage rising slope	SVDD				54	V/ms


Caution Make sure to keep the internal reset state by the LVD0 circuit or an external reset until V_{DD} reaches the operating voltage range shown in AC characteristics.

37.7 RAM Data Retention Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $V_{SS} = 0\text{V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Data retention supply voltage	VDDDR		1.43 ^{Note}		5.5	V

Note This voltage depends on the POR detection voltage. When the voltage drops, the data in RAM are retained until a POR is applied, but are not retained following a POR.



37.8 Flash Memory Programming Characteristics

($T_A = -40$ to $+105^\circ\text{C}$, $1.6\text{ V} \leq V_{DD} \leq 5.5\text{ V}$, $V_{SS} = 0\text{ V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
CPU/peripheral hardware clock frequency	fCLK		1		32	MHz
Number of code flash rewrites Notes 1, 2, 3	C _{erwr}	Retained for 20 years T _A = 85°C	1,000			Times
Number of data flash rewrites Notes 1, 2, 3		Retained for 1 year T _A = 25°C		1,000,000		
		Retained for 5 years T _A = 85°C	100,000			
		Retained for 20 years T _A = 85°C	10,000			

Note 1. 1 erase + 1 write after the erase is regarded as 1 rewrite.

The retaining years are until next rewrite after the rewrite.

Note 2. The listed numbers of times apply when using flash memory programmer and Renesas Electronics self programming library.

Note 3. These are the characteristics of the flash memory and the results obtained from reliability testing by Renesas Electronics Corporation.

<R>

(1) Code flash memory

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item		Symbol	fCLK = 1 MHz			fCLK = 2 MHz, 3 MHz			4 MHz ≤ fCLK < 8 MHz			8 MHz ≤ fCLK < 32 MHz			fCLK = 32 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time	4 bytes	tP4	—	74.7	656.5	—	51.0	464.6	—	41.7	384.8	—	37.1	346.2	—	34.2	321.9	μs
Erase time	2 Kbytes	tE2K	—	10.4	312.2	—	7.7	258.5	—	6.4	231.8	—	5.8	218.4	—	5.6	214.4	ms
Blank checking time	4 bytes	tBC4	—	—	38.4	—	—	19.2	—	—	13.1	—	—	10.2	—	—	8.3	μs
	2 Kbytes	tBC2K	—	—	2618.9	—	—	1309.5	—	—	658.3	—	—	332.8	—	—	234.1	μs
Time taken to forcibly stop the erasure		tSED	—	—	18.0	—	—	14.0	—	—	12.0	—	—	11.0	—	—	10.3	μs
Security setting time		tAWSSAS	—	18.2	526.2	—	14.4	469.2	—	12.5	441.1	—	11.6	427.1	—	11.3	422.6	ms
Time until programming starts following cancellation of the STOP instruction		—	20	—	—	20	—	—	20	—	—	20	—	—	20	—	—	μs

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

<R>

(2) Data flash memory

(TA = -40 to +105°C, 1.6 V ≤ VDD ≤ 5.5 V, VSS = 0 V)

Item		Symbol	fCLK = 1 MHz			fCLK = 2 MHz, 3 MHz			4 MHz ≤ fCLK < 8 MHz			8 MHz ≤ fCLK < 32 MHz			fCLK = 32 MHz			Unit
			Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	Min.	Typ.	Max.	
Programming time	1 byte	tP4	—	74.7	656.5	—	51.0	464.6	—	41.7	384.8	—	37.1	346.2	—	34.2	321.9	μs
Erase time	256 bytes	tE2K	—	7.8	259.2	—	6.4	232.0	—	5.8	218.5	—	5.5	211.8	—	5.4	209.7	ms
Blank checking time	1 byte	tBC4	—	—	38.4	—	—	19.2	—	—	13.1	—	—	10.2	—	—	8.3	μs
	256 bytes	tBC2K	—	—	1326.1	—	—	663.1	—	—	335.1	—	—	171.2	—	—	121.0	μs
Time taken to forcibly stop the erasure		tSED	—	—	18.0	—	—	14.0	—	—	12.0	—	—	11.0	—	—	10.3	μs
Time until programming starts following cancellation of the STOP instruction		—	20	—	—	20	—	—	20	—	—	20	—	—	20	—	—	μs
Time until reading starts following setting DFLEN to 1		—	0.25	—	—	0.25	—	—	0.25	—	—	0.25	—	—	0.25	—	—	ns

Caution The listed values do not include the time until the operations of the flash memory start following execution of an instruction by software.

37.9 Dedicated Flash Memory Programmer Communication (UART)


($T_A = -40$ to $+105^\circ\text{C}$, $1.8\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Transfer rate		During serial programming	115,200		1,000,000	bps

37.10 Timing of Entry to Flash Memory Programming Modes

($T_A = -40$ to $+105^\circ\text{C}$, $1.8\text{ V} \leq \text{EVDD0} = \text{EVDD1} \leq \text{VDD} \leq 5.5\text{ V}$, $\text{VSS} = \text{EVSS0} = \text{EVSS1} = 0\text{ V}$)

Item	Symbol	Conditions	Min.	Typ.	Max.	Unit
Time to complete the communication for the initial setting after the external reset is released	tsuINIT	POR and LVD reset must be released before the external reset is released.			100	ms
Time to release the external reset after the TOOL0 pin is set to the low level	tsu	POR and LVD reset must be released before the external reset is released.	10			μs
Time to hold the TOOL0 pin at the low level after the external reset is released (the processing time of the firmware to control the flash memory is not included)	thd	POR and LVD reset must be released before the external reset is released.	1			ms



<1> The low level is input to the TOOL0 pin.

<2> The external reset is released. Note that the POR and LVD reset must be released before the external reset is released.

<3> The TOOL0 pin is set to the high level.

<4> Setting of the flash memory programming mode by UART reception and complete the baud rate setting.

Remark tsuINIT: The time during which the communications for the initial setting must be completed within 100 ms after the external reset is released.

tsu: Time to release the external reset after the TOOL0 pin is set to the low level


thd: Time to hold the TOOL0 pin at the low level after the external reset is released. It does not include the processing time of the firmware to control the flash memory.

CHAPTER 38 PACKAGE DRAWINGS




38.1 30-Pin Products

R7F100GAF3CSP, R7F100GAG3CSP, R7F100GAH3CSP, R7F100GAJ3CSP
R7F100GAF2DSP, R7F100GAG2DSP, R7F100GAH2DSP, R7F100GAJ2DSP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LSSOP30-0300-0.65	PLSP0030JB-B	S30MC-65-5A4-3	0.18



detail of lead end



NOTE

Each lead centerline is located within 0.13 mm of its true position (T.P.) at maximum material condition.


ITEM	MILLIMETERS
A	9.85±0.15
B	0.45 MAX.
C	0.65 (T.P.)
D	0.24 ^{+0.08} _{-0.07}
E	0.1±0.05
F	1.3±0.1
G	1.2
H	8.1±0.2
I	6.1±0.2
J	1.0±0.2
K	0.17±0.03
L	0.5
M	0.13
N	0.10
P	3° ^{+5°} _{-3°}
T	0.25
U	0.6±0.15

38.2 32-Pin Products

R7F100GBF3CNP, R7F100GBG3CNP, R7F100GBH3CNP, R7F100GBJ3CNP


R7F100GBF2DNP, R7F100GBG2DNP, R7F100GBH2DNP, R7F100GBJ2DNP

JEITA Package code	RENESAS code	MASS(TYP.)[g]
P-HWQFN032-5x5-0.50	PWQN0032KE-A	0.06



R7F100GBF3CFP, R7F100GBG3CFP, R7F100GBH3CFP, R7F100GBJ3CFP
 R7F100GBF2DFP, R7F100GBG2DFP, R7F100GBH2DFP, R7F100GBJ2DFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP32-7x7-0.80	PLQP0032GB-A	P32GA-80-GBT-1	0.2



© 2012 Renesas Electronics Corporation. All rights reserved.

38.3 36-Pin Products

R7F100GCF3CLA, R7F100GCG3CLA, R7F100GCH3CLA, R7F100GCJ3CLA
R7F100GCF2DLA, R7F100GCG2DLA, R7F100GCH2DLA, R7F100GCJ2DLA

Contact a Renesas Electronics sales office for details.

38.4 40-Pin Products

R7F100GEF3CNP, R7F100GEG3CNP, R7F100GEH3CNP, R7F100GEJ3CNP
R7F100GEF2DNP, R7F100GEG2DNP, R7F100GEH2DNP, R7F100GEJ2DNP

Contact a Renesas Electronics sales office for details.

38.5 44-Pin Products

R7F100GFF3CFP, R7F100GFG3CFP, R7F100GFH3CFP, R7F100GFJ3CFP

R7F100GFK3CFP, R7F100GFL3CFP


R7F100GFN3CFP

R7F100GFF2DFP, R7F100GFG2DFP, R7F100GFH2DFP, R7F100GFJ2DFP

R7F100GFK2DFP, R7F100GFL2DFP

R7F100GFN2DFP

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP44-10x10-0.80	PLQP0044GC-A	P44GB-80-UES-2	0.36





© 2012 Renesas Electronics Corporation. All rights reserved.


38.6 48-Pin Products

R7F100GGF3CFB, R7F100GGG3CFB, R7F100GGH3CFB, R7F100GGJ3CFB
 R7F100GGK3CFB, R7F100GGL3CFB, R7F100GGN3CFB
 R7F100GGF2DFB, R7F100GGG2DFB, R7F100GGH2DFB, R7F100GGJ2DFB
 R7F100GGK2DFB, R7F100GGL2DFB, R7F100GGN2CFB

JEITA Package Code	RENESAS Code	Previous Code	MASS[Typ.]
P-LFQFP48-7x7-0.50	PLQP0048KB-B	—	0.2g



- NOTE)
1. DIMENSIONS *1* AND *2* DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION *3* DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL; SIZE MAY VARY.



Detail F

Reference Symbol	Dimension in Millimeters		
	Min	Nom	Max
D	6.9	7.0	7.1
E	6.9	7.0	7.1
A2	—	1.4	—
HD	8.8	9.0	9.2
HE	8.8	9.0	9.2
A	—	—	1.7
A1	0.05	—	0.15
bp	0.17	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
Lp	0.45	0.6	0.75
L1	—	1.0	—


R7F100GGF3CNP, R7F100GGG3CNP, R7F100GGH3CNP, R7F100GGJ3CNP
R7F100GGK3CNP, R7F100GGL3CNP, R7F100GGN3CNP
R7F100GGF2DNP, R7F100GGG2DNP, R7F100GGH2DNP, R7F100GGJ2DNP
R7F100GGK2DNP, R7F100GGL2DNP, R7F100GGN2CNP

Contact a Renesas Electronics sales office for details.

38.7 52-Pin Products

R7F100GJF3CFA, R7F100GJG3CFA, R7F100GJH3CFA, R7F100GJJ3CFA
 R7F100GJK3CFA, R7F100GJL3CFA, R7F100GJN3CFA
 R7F100GJF2DFA, R7F100GJG2DFA, R7F100GJH2DFA, R7F100GJJ2DFA
 R7F100GJK2DFA, R7F100GJL2DFA, R7F100GJN2DFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP52-10x10-0.65	PLQP0052JA-A	P52GB-65-GBS-1	0.3



NOTE

1. Dimensions "※1" and "※2" do not include mold flash.
2. Dimension "※3" does not include trim offset.

© 2012 Renesas Electronics Corporation. All rights reserved.

38.8 64-Pin Products


R7F100GLF3CFA, R7F100GLG3CFA, R7F100GLH3CFA, R7F100GLJ3CFA

R7F100GLK3CFA, R7F100GLL3CFA, R7F100GLN3CFA

R7F100GLF2DFA, R7F100GLG2DFA, R7F100GLH2DFA, R7F100GLJ2DFA

R7F100GLK2DFA, R7F100GLL2DFA, R7F100GLN2DFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP64-12x12-0.65	PLQP0064JA-A	P64GK-65-UET-2	0.51






© 2012 Renesas Electronics Corporation. All rights reserved.

R7F100GLF3CFB, R7F100GLG3CFB, R7F100GLH3CFB, R7F100GLJ3CFB,
 R7F100GLK3CFB, R7F100GLL3CFB, R7F100GLN3CFB
 R7F100GLF2DFB, R7F100GLG2DFB, R7F100GLH2DFB, R7F100GLJ2DFB,
 R7F100GLK2DFB, R7F100GLL2DFB, R7F100GLN2DFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP64-10x10-0.50	PLQP0064KB-C	—	0.3

Unit: mm



NOTE)

1. DIMENSIONS **1" AND **2" DO NOT INCLUDE MOLD FLASH.
2. DIMENSION **3" DOES NOT INCLUDE TRIM OFFSET.
3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	9.9	10.0	10.1
E	9.9	10.0	10.1
A ₂	—	1.4	—
H _D	11.8	12.0	12.2
H _E	11.8	12.0	12.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.15	0.20	0.27
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.5	—
x	—	—	0.08
y	—	—	0.08
L _p	0.45	0.6	0.75
L ₁	—	1.0	—

© 2015 Renesas Electronics Corporation. All rights reserved.


R7F100GLF3CLA, R7F100GLG3CLA, R7F100GLH3CLA, R7F100GLJ3CLA,
R7F100GLK3CLA, R7F100GLL3CLA, R7F100GLN3CLA
R7F100GLF2DLA, R7F100GLG2DLA, R7F100GLH2DLA, R7F100GLJ2DLA,
R7F100GLK2DLA, R7F100GLL2DLA, R7F100GLN2DLA

Contact a Renesas Electronics sales office for details.



38.9 80-Pin Products

R7F100GMG3CFA, R7F100GMH3CFA, R7F100GMJ3CFA, R7F100GMK3CFA,
 R7F100GML3CFA, R7F100GMN3CFA
 R7F100GMG2DFA, R7F100GMH2DFA, R7F100GM2DFA, R7F100GMK2DFA,
 R7F100GML2DFA, R7F100GMN2DFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LQFP80-14x14-0.65	PLQP0080JA-B	—	0.6



- NOTE)
1. DIMENSIONS "*1" AND "*2" DO NOT INCLUDE MOLD FLASH.
 2. DIMENSION "*3" DOES NOT INCLUDE TRIM OFFSET.
 3. PIN 1 VISUAL INDEX FEATURE MAY VARY, BUT MUST BE LOCATED WITHIN THE HATCHED AREA.
 4. CHAMFERS AT CORNERS ARE OPTIONAL, SIZE MAY VARY.




Detail F

Reference Symbol	Dimensions in millimeters		
	Min	Nom	Max
D	13.9	14.0	14.1
E	13.9	14.0	14.1
A ₂	—	1.4	—
H _D	15.8	16.0	16.2
H _E	15.8	16.0	16.2
A	—	—	1.7
A ₁	0.05	—	0.15
b _p	0.22	0.30	0.38
c	0.09	—	0.20
θ	0°	3.5°	8°
e	—	0.65	—
x	—	—	0.13
y	—	—	0.10
L _p	0.45	0.6	0.75
L ₁	—	1.0	—

© 2016 Renesas Electronics Corporation. All rights reserved.

R7F100GMG3CFB, R7F100GMH3CFB, R7F100GMJ3CFB, R7F100GMK3CFB,
 R7F100GML3CFB, R7F100GMN3CFB
 R7F100GMG2DFB, R7F100GMH2DFB, R7F100GM2DFB, R7F100GMK2DFB,
 R7F100GML2DFB, R7F100GMN2DFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP80-12x12-0.50	PLQP0080KB-B	—	0.5




© 2017 Renesas Electronics Corporation. All rights reserved.

38.10 100-Pin Products

R7F100GPG3CFB, R7F100GPH3CFB, R7F100GPJ3CFB, R7F100GPK3CFB,
 R7F100GPL3CFB, R7F100GPN3CFB
 R7F100GPG2DFB, R7F100GPH2DFB, R7F100GPJ2DFB, R7F100GPK2DFB,
 R7F100GPL2DFB, R7F100GPN2DFB


JEITA Package Code	RENESAS Code	Previous Code	MASS (Typ) [g]
P-LFQFP100-14x14-0.50	PLQP0100KB-B	—	0.6



© 2015 Renesas Electronics Corporation. All rights reserved.

R7F100GPG3CFA, R7F100GPH3CFA, R7F100GPJ3CFA, R7F100GPK3CFA,
 R7F100GPL3CFA, R7F100GPN3CFA
 R7F100GPG2DFA, R7F100GPH2DFA, R7F100GPJ2DFA, R7F100GPK2DFA,
 R7F100GPL2DFA, R7F100GPN2DFA

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LQFP100-14x20-0.65	PLQP0100JC-A	P100GF-65-GBN-1	0.92




©2012 Renesas Electronics Corporation. All rights reserved.

38.11 128-Pin Products

R7F100GSJ3CFB, R7F100GSK3CFB, R7F100GSL3CFB, R7F100GSN3CFB

R7F100GSJ2DFB, R7F100GSK2DFB, R7F100GSL2DFB, R7F100GSN2DFB

JEITA Package Code	RENESAS Code	Previous Code	MASS (TYP.) [g]
P-LFQFP128-14x20-0.50	PLQP0128KD-A	P128GF-50-GBP-1	0.92



©2012 Renesas Electronics Corporation. All rights reserved.

APPENDIX A REVISION HISTORY

A.1 Major Revisions in This Edition

(1/4)

Page	Description	Classification
Overall		
—	"CSI" was modified to "SPI (CSI)".	(c)
—	"Wait" was modified to "clock stretch".	(c)
CHAPTER 1 OUTLINE		
p.2	1.1 Features: Note was added.	(c)
p.3	1.1 Features: The description was added.	(c)
p.5	Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G23 was modified.	(d)
p.6 to p.8	Table 1 - 1 List of Ordering Part Numbers: Tables were modified and notes 2 and 3 were added.	(d), (c)
CHAPTER 4 PORT FUNCTIONS		
p.198	Figure 4 - 12 Format of Output Current Control Enable Register (CCDE): Caution 2 was modified.	(b)
p.205	4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers, (1) Setting procedure when using input pins of UART0 to UART3, UARTA0, UARTA1, CSI00, CSI01, CSI10, CSI20, CSI30, and CSI31 functions in the TTL input buffer mode: Note was added.	(c)
p.216, p.220	Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) was modified.	(a)
p.232, p.236	Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) was modified.	(a)
CHAPTER 6 CLOCK GENERATOR		
p.264	Figure 6 - 1 Block Diagram of Clock Generator: Figure and remark were modified.	(a)
CHAPTER 8 REALTIME CLOCK (RTC)		
p.456	Figure 8 - 19 Procedure for Starting the Realtime Clock Operation was modified.	(a)
CHAPTER 12 A/D CONVERTER (ADC)		
p.591	Table 12 - 4 Resistance and Capacitance Values of Equivalent Circuit (Reference Values) was modified.	(b)
CHAPTER 15 SERIAL ARRAY UNIT (SAU)		
p.617	CHAPTER 15 SERIAL ARRAY UNIT (SAU): Note was added.	(c)
p.623	Figure 15 - 1 Block Diagram of Serial Array Unit 0 was modified.	(a)
p.653	15.3.15 Serial standby control register m (SSCm): Caution was modified.	(b)
p.751	15.6.3 SNOOZE Mode Function: Caution 2 was modified.	(b)
CHAPTER 17 SERIAL INTERFACE UARTA (UARTA)		
p.889	Figure 17 - 1 Block Diagram of UARTAn was modified.	(a)
p.895	Figure 17 - 5 Format of Operation Mode Setting Register 0 (ASIMAn0): Caution 4 was modified.	(c)

Remark "Classification" in the above table classifies revisions as follows.

- (a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,
 (d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(2/4)

Page	Description	Classification
CHAPTER 25 POWER-ON-RESET CIRCUIT (POR)		
p.1140, p.1141	Figure 25 - 2 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector: Note 3 was modified.	(b)
CHAPTER 26 VOLTAGE DETECTOR (LVD)		
p.1142	26.1 Functions of Voltage Detector: The description was modified.	(c)
p.1143	Figure 26 - 1 Block Diagram of LVD0 was modified.	(c)
p.1143	Figure 26 - 2 Block Diagram of LVD1 was modified.	(c)
p.1144	26.3.1 Voltage detection register (LVIM): The description was modified.	(c)
p.1144	Figure 26 - 3 Format of Voltage Detection Register (LVIM): Note 1 was modified.	(c)
p.1146, p.1147	Figure 26 - 5 Format of Voltage Detection Level Register (LVIS): Figure and note 2 were modified and notes 3 and 4 were added.	(c)
p.1148	26.4.1 When used as reset mode: The descriptions were modified.	(c)
p.1149	Figure 26 - 6 Timing of LVD0 Internal Reset Signal Generation was modified.	(c)
p.1150	Figure 26 - 7 Timing of LVD1 Internal Reset Signal Generation: Figure and remark were modified.	(c)
p.1152	Figure 26 - 8 Timing of LVD0 Interrupt Signal Generation was modified.	(c)
p.1153	Figure 26 - 9 Timing of LVD1 Interrupt Signal Generation: Figure and remark were modified.	(c)
p.1156	26.5 Points for Caution when the Voltage Detector is to be Used: (5) was added.	(c)
CHAPTER 27 SAFETY FUNCTIONS		
p.1171	Figure 27 - 13 Format of Invalid Memory Access Detection Control Register (IAWCTL) was modified.	(b)
CHAPTER 30 CAPACITIVE SENSING UNIT (CTSU2L)		
p.1238	Table 30 - 1 CTSU Functions was modified.	(c)
p.1245, p.1246	Figure 30 - 7 Format of CTSU Control Register AL/AH (CTSUCRAL/CTSUCRAH) was modified.	(c)
p.1250	Figure 30 - 8 Format of CTSU Control Register BL/BH (CTSUCRBL/CTSUCRBH) was modified.	(c)
p.1253	Figure 30 - 9 Format of CTSU Measurement Channel Register L/H (CTSUMCHL/CTSUMCHH) was modified.	(c)
p.1257	Figure 30 - 11 Format of CTSU Channel Transmit/Receive Control Register AL/AH/BL/BH (CTSUCHTRCAL/CTSUCHTRCAH/CTSUCHTRCBL/CTSUCHTRCBH): Caution 4 was modified.	(c)
p.1258, p.1259	Figure 30 - 12 Format of CTSU Status Register L (CTSUSRL) was modified.	(c)
p.1261	Figure 30 - 13 Format of CTSU Sensor Offset Register 0/1 (CTSUSO0/CTSUSO1) was modified.	(c)
p.1265, p.1266	Figure 30 - 15 Format of CTSU Calibration Register L/H (CTSUDBGR0/CTSUDBGR1) was modified.	(b)
CHAPTER 33 FLASH MEMORY		
p.1283	CHAPTER 33 FLASH MEMORY: The descriptions were modified.	(c)
p.1286	33.2 Serial Programming Using External Device (that Incorporates UART): The descriptions were modified.	(c)
p.1291	33.4.2 Flash memory programming mode: The descriptions were modified.	(c)
p.1293	33.4.4 Communication commands: The descriptions were modified.	(c)
p.1296	33.6 Self-Programming: Remark was deleted.	(c)
p.1297	33.6.1 Self-programming procedure: The descriptions were modified.	(c)

Remark "Classification" in the above table classifies revisions as follows.

(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,

(d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(3/4)

Page	Description	Classification
p.1298	33.6.2 Registers to control the flash memory was added.	(c)
p.1322	33.6.3 Setting the flash memory control mode was added.	(c)
p.1324	33.6.4 Clearing the registers for use with the flash memory sequencer was added.	(c)
p.1324	33.6.5 Setting the operating frequency of the flash memory sequencer was added.	(c)
p.1325	33.6.6 Commands for use with the flash memory sequencer in the respective areas was added.	(c)
p.1335	33.6.8 Flash shield window function was modified.	(c)
p.1335	Figure 33 - 29 Flash Shield Window Setting Example (Target Devices: R7F100GLG, Start Block Number in the Window Range: 04H, End Block Number in the Window Range: 06H, FSWC: 1) was modified.	(c)
p.1335	Table 33 - 13 Relationship between Flash Shield Window Function Setting/Change Methods and Commands was modified.	(c)
p.1336	33.6.9 Interrupts in code flash programming mode was added.	(c)
p.1338	33.6.10 Example of executing the commands to rewrite the flash memory areas was added.	(c)
p.1341	33.6.11 Notes on self-programming was added.	(c)
CHAPTER 37 ELECTRICAL CHARACTERISTICS TA = -40 to +105°C		
p.1376	37.2.1 Characteristics of the X1 and XT1 oscillators: Note 1 was modified.	(c)
p.1377	37.2.2 Characteristics of the On-chip Oscillators and Note 1 were modified.	(b), (c)
p.1387, p.1389 to p.1392	37.3.2 Supply current characteristics (1) 30- to 64-pin package products with 96- to 128-Kbyte flash ROM was modified.	(b)
p.1387	37.3.2 Supply current characteristics (2) Peripheral Functions (Common to all products) was modified.	(b)
p.1394	37.3.2 Supply current characteristics (2) Peripheral Functions (Common to all products): Notes 15, 16, 17, and 18 were added.	(b)
p.1395	37.4 AC Characteristics was modified.	(b)
p.1401	37.5.1 Serial array unit (1) In UART communications with devices operating at same voltage levels: Note 1 was modified.	(b)
p.1403	37.5.1 Serial array unit (2) In SPI (CSI) communications in the master mode with devices operating at same voltage levels with the internal SCKp clock (the ratings below are only applicable to CSI00) was modified.	(b)
p.1404	37.5.1 Serial array unit (3) In SPI (CSI) communications in the master mode with devices operating at same voltage levels with the internal SCKp clock was modified.	(b)
p.1409, p.1410	37.5.1 Serial array unit (5) In simplified I ² C communications with devices operating at same voltage levels was modified.	(b)
p.1412	37.5.1 Serial array unit (6) In UART communications with devices operating at different voltage levels (1.8 V, 2.5 V, 3 V): Note 1 was modified.	(b)
p.1416, p.1417	37.5.1 Serial array unit (7) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (2.5 V or 3 V) with the internal SCKp clock (the ratings below are only applicable to CSI00) was modified.	(b)
p.1418 to p.1420	37.5.1 Serial array unit (8) In SPI (CSI) communications in the master mode with devices operating at different voltage levels (2.5 V or 3 V) with the internal SCKp clock (the ratings below are only applicable to CSI00) was modified.	(b)
p.1423, p.1424	37.5.1 Serial array unit (9) In SPI (CSI) communications in the slave mode with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) with the external SCKp clock was modified.	(b)
p.1427, p.1428	37.5.1 Serial array unit (10) Simplified I ² C communications with devices operating at different voltage levels (1.8 V, 2.5 V, or 3 V) was modified.	(b)

Remark "Classification" in the above table classifies revisions as follows.

(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,

(d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

(4/4)

Page	Description	Classification
p.1461	37.6.1 A/D converter characteristics (1) Normal modes 1 and 2 were modified.	(b)
p.1463	37.6.1 A/D converter characteristics (2) Low-voltage modes 1 and 2 were modified.	(b)
p.1465	37.6.1 A/D converter characteristics (3) When the internal reference voltage is selected as reference voltage (+) was modified.	(b)
p.1434	37.6.1 A/D converter characteristics (4) When reference voltage (+) = Internal reference voltage (ADREFP1 = 1, ADREFP0 = 0), reference voltage (-) = AVREFM/ANI1 (ADREFM = 1), target pin: ANI0, ANI2 to ANI14, ANI16 to ANI26 was deleted.	(b)
p.1468	37.6.6 LVD circuit characteristics (1) LVD0 Detection Voltage in the Reset Mode and Interrupt Mode was modified.	(c)
p.1435, p.1436	37.6.6 LVD circuit characteristics (2) LVD1 Detection Voltage of Reset Mode and Interrupt Mode and Note were modified.	(c)
p.1444	37.8 Flash Memory Programming Characteristics (1) Code flash memory was added.	(b)
p.1444	37.8 Flash Memory Programming Characteristics (2) Data flash memory was added.	(b)

Remark "Classification" in the above table classifies revisions as follows.

(a): Error correction, (b): Addition/change of specifications, (c): Addition/change of description or note,

(d): Addition/change of package, part number, or management division, (e): Addition/change of related documents

A.2 Revision History of Preceding Editions

Here is the revision history of the preceding editions. Chapter indicates the chapter of each edition.

(1/12)

Edition	Description	Chapter
Rev.0.50	First Edition issued.	Throughout
Rev.0.80	The name of a connection pin to a capacitor TCAP was modified to TSCAP.	Overall
	"E20 emulator" was deleted.	
	1.1 Features: The descriptions were modified.	CHAPTER 1 OUTLINE
	Figure 1 - 1 Part Number, Memory Size, and Package of RL78/G23 was modified.	
	Table 1 - 1 List of Ordering Part Numbers was modified.	
	1.3.3 36-pin products: The figure was modified.	
	1.3.6 48-pin products: The figure was modified.	
	1.3.9 80-pin products: Cautions 1 to 3 were modified and Remark 3 was added.	
	1.3.10 100-pin products: Cautions 1 to 3 were modified and Remarks 1 to 3 were added.	
	1.3.11 128-pin products: Cautions 1 to 3 were modified and Remarks 1 to 3 were added.	
	1.6 Outline of Functions: The descriptions were modified and Notes 6 and 7 were added.	
	Figure 2 - 5 Pin Block Diagram for Pin Type 4-3-5 was modified.	CHAPTER 2 PIN FUNCTIONS
	Figure 2 - 6 Pin Block Diagram for Pin Type 4-33-1 was modified.	
	Figure 2 - 7 Pin Block Diagram for Pin Type 4-35-1 was modified.	
	Figure 2 - 8 Pin Block Diagram for Pin Type 4-37-1 was modified.	
	Figure 3 - 1 Memory Map (R7F100GxF (x = A, B, C, E, F, G, J, L)): Note 2 was modified.	CHAPTER 3 CPU ARCHITECTURE
	Figure 3 - 2 Memory Map (R7F100GxG (x = A, B, C, E, F, G, J, L, M, P)): Note 2 was modified.	
	Figure 3 - 3 Memory Map (R7F100GxH (x = A, B, C, E, F, G, J, L, M, P)): Note 2 was modified.	
	Figure 3 - 4 Memory Map (R7F100GxJ (x = A, B, C, E, F, G, J, L, M, P, S)): Note 2 was modified.	
	Figure 3 - 5 Memory Map (R7F100GxK (x = F, G, J, L, M, P, S)): Note 2 was modified.	
	Figure 3 - 6 Memory Map (R7F100GxL (x = F, G, J, L, M, P, S)): Note 2 was modified.	
	Figure 3 - 7 Memory Map (R7F100GxN (x = F, G, J, L, M, P, S)): Note 2 was modified.	
	Table 3 - 5 Vector Table was modified.	
	3.1.1 Internal program memory space: (2), (3), and (4) were modified.	
	Figure 3 - 8 Format of Configuration of Processor Mode Control Register (PMC) was modified.	
	Figure 3 - 9 Correspondence Between Data Memory and Addressing was modified.	
	Table 3 - 7 List of Special Function Registers (SFRs): Note 2 was added.	
	Table 3 - 8 List of Extended Special Function Registers (2nd SFRs): The register name was modified.	
	Table 4 - 1 Port Configuration was modified.	CHAPTER 4 PORT FUNCTIONS
	4.3 Registers Controlling Port Function: The description was modified.	
	4.3.12 Output current control enable register (CCDE): The descriptions were modified.	
	4.3.13 Output current select registers (CCSx): The descriptions were modified.	
	4.3.14 40-mA port output control register (PTDC): The title and descriptions were modified.	

(2/12)

Edition	Description	Chapter
Rev.0.80	Figure 4 - 14 Format of 40-mA Port Output Control Register (PTDC): The title was modified.	CHAPTER 4 PORT FUNCTIONS
	4.3.15 Port function output enable registers (PFOEx): The descriptions were modified.	
	4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers: The descriptions in (1) were modified.	
	4.4.5 Handling different potential (1.8 V, 2.5 V, or 3 V) by using I/O buffers: The descriptions in (2) were modified.	
	4.5.4 Examples of register settings for port and alternate functions was added.	
	5.4 Transition between Flash Operation Modes: The descriptions were modified.	CHAPTER 5 OPERATION STATE CONTROL
	Figure 5 - 4 State Transitions between Flash Operation Modes was modified.	
	5.5.2 Details of LS (low-speed main) mode: The descriptions and Note were modified.	
	Figure 5 - 6 Operating Range in LS Mode is modified.	
	5.5.3 Details of LP (low-power main) mode: The descriptions were modified.	
	The description in (1) Main system clock in 6.1 Functions of Clock Generator was modified.	CHAPTER 6 CLOCK GENERATOR
	Figure 6 - 1 Block Diagram of Clock Generator was modified.	
	The description, note 3, caution 6, and caution 7 in Figure 6 - 2 Format of Clock Operation Mode Control Register (CMC) were modified.	
	Caution 5 in Figure 6 - 4 Format of Clock Operation Status Control Register (CSC) was modified.	
	The description and note in Figure 6 - 7 Format of Peripheral Enable Register 0 (PER0) were modified.	
	The description and note in Figure 6 - 8 Format of Peripheral Enable Register 1 (PER1) were modified.	
	The description and note 7 in Figure 6 - 9 Format of Subsystem Clock Supply Mode Control Register (OSMC) were modified.	
	The description in 6.3.12 High-speed on-chip oscillator trimming register (HIOTRM) was modified.	
	The description in 6.3.13 Middle-speed on-chip oscillator trimming register (MIOTRM) was modified.	
	The description in 6.3.14 Low-speed on-chip oscillator trimming register (LIOTRM) was modified.	
	The description in 6.4.1 X1 oscillator was modified.	
	The caution in Figure 6 - 19 Examples of External Circuits for the XT1 Oscillator was modified.	
	Table 6 - 2 Examples of Transitions of the CPU Clock and SFR Settings was modified.	
	A note was added to Figure 7 - 11 Format of Peripheral Enable Register 0 (PER0).	CHAPTER 7 TIMER ARRAY UNIT (TAU)
	Figure 8 - 1 Block Diagram of the Realtime Clock was modified.	CHAPTER 8 REALTIME CLOCK (RTC)
	Figure 8 - 3 Format of Subsystem Clock Supply Mode Control Register (OSMC) was modified and Notes 1 and 2 were added.	
	Figure 8 - 4 Format of Realtime Clock Control Register 0 (RTCC0): Note was modified, and Caution 3 was added.	
	Figure 9 - 2 Format of Peripheral Enable Register 1 (PER1) was modified.	CHAPTER 9 32-BIT INTERVAL TIMER (TML32)
	The description in 9.2.6 Interval timer capture register 000 (ITLCAP000) was modified.	
	The description in 9.2.7 Interval timer capture register 00 (ITLCAP00) was modified.	

(3/12)

Edition	Description	Chapter
Rev.0.80	The description in 9.2.10 Interval timer frequency division register 0 (ITLFDIV00) was modified.	CHAPTER 9 32-BIT INTERVAL TIMER (TML32)
	A caution and remark were added to 9.2.13 Interval timer status register (ITLS0).	
	The description in 9.3.2 Capture mode settings was modified.	
	The description in 9.3.3 Timer operation was modified.	
	Figure 10 - 2 Format of Clock Output Select Register n (CKSn) was modified.	CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER (PCLBUZ)
	Figure 12 - 2 Format of Peripheral Enable Register 0 (PER0): Note 3 was added.	CHAPTER 12 A/D CONVERTER (ADC)
	Figure 12 - 5 Timing Chart When A/D Voltage Comparator Is Used: Note 1 was modified.	
	Figure 12 - 7 Format of A/D Converter Mode Register 1 (ADM1) was modified.	
	Figure 12 - 37 Setting up Software Trigger Wait Mode was modified.	
	Figure 12 - 41 Flowchart for Setting up SNOOZE Mode (Software Trigger) was modified.	
	Figure 13 - 2 Format of Peripheral Enable Register 1 (PER1): Note was added.	CHAPTER 13 D/A CONVERTER (DAC)
	Figure 14 - 2 Format of Peripheral Enable Register 1 (PER1): Note was added.	CHAPTER 14 COMPARATOR (CMP)
	Figure 15 - 5 Format of Peripheral Enable Register 0 (PER0): Note 2 was added.	CHAPTER 15 SERIAL ARRAY UNIT (SAU)
	16.1 Functions of Serial Interface IICA (3): The descriptions were modified.	CHAPTER 16 SERIAL INTERFACE IICA (IICA)
	Figure 16 - 5 Format of Peripheral Enable Register 0 (PER0) was modified.	
	Figure 17 - 1 Block Diagram of UARTAn was modified.	CHAPTER 17 SERIAL INTERFACE UARTA (UARTA)
	17.2 Register Descriptions: Remark was modified.	
	Figure 17 - 2 Format of Peripheral Enable Register 1 (PER1): The descriptions and Note were modified.	
	17.2.8 Status clear trigger register (ASCTAn) (n = 0, 1): The descriptions were modified.	
	Figure 17 - 13 Flowchart of Communication Procedure: Caution was modified.	
	Figure 18 - 2 Format of Peripheral Enable Register 1 (PER1): Note was added.	CHAPTER 18 REMOTE CONTROL SIGNAL RECEIVER (REMC)
	Figure 18 - 5 Format of Function Select Register 1 (REMC0N1) was modified.	
	Figure 18 - 7 Format of Interrupt Control Register (REMINT) was modified.	
	Figure 18 - 8 Format of Compare Control Register (REMCPC) was modified.	
	Figure 18 - 20 Format of Receive Bit Count Register (REMRBIT) was modified.	
	Figure 18 - 25 Example of Flowchart for Initial Settings of REMC was modified.	
	18.3.4.1 When using fsXL as the REMC operating clock: The descriptions were modified.	
	18.3.5 RIN0 Input: The descriptions were modified.	
	18.3.9 Compare Function: The descriptions were modified.	
	Table 18 - 6 Interrupt Modes and Transition from SNOOZE Mode was modified.	
	Figure 18 - 44 Example of Flowchart for Setting up SNOOZE Mode was modified.	
	18.4.5 Reading Registers: The descriptions were modified.	
	Figure 19 - 5 Format of Peripheral Enable Register 1 (PER1): Note was added.	CHAPTER 19 DATA TRANSFER CONTROLLER (DTC)

(4/12)

Edition	Description	Chapter
Rev.0.80	Figure 20 - 2 Block Diagram of Logic Cell Block L1 was modified.	CHAPTER 20 LOGIC AND EVENT LINK CONTROLLER (ELCL)
	Figure 20 - 3 Block Diagram of Logic Cell Block L2 was modified.	
	Figure 20 - 4 Block Diagram of Logic Cell Block L3 was modified.	
	The description and caution 2 in Figure 20 - 5 Format of Input Signal Select Registers n (ELISELn) (n = 0 to 11) were modified.	
	Caution 2 in Figure 20 - 6 Format of Event Link L1 Signal Select Registers n (ELL1SELn) (n = 0 to 3) was modified.	
	Caution 2 in Figure 20 - 7 Format of Event Link L1 Signal Select Registers n (ELL1SELn) (n = 4, 5) was modified.	
	Caution 2 in Figure 20 - 8 Format of Event Link L1 Signal Select Register 6 (ELL1SEL6) was modified.	
	The description and caution 2 in Figure 20 - 9 Format of Logic Cell Block L1 Control Register (ELL1CTL) were modified.	
	Caution 3 in Figure 20 - 10 Format of Event Link L1 Output Select Registers n (ELL1LNKn) (n = 0 to 3) was modified.	
	Caution 3 in Figure 20 - 11 Format of Event Link L1 Output Select Registers n (ELL1LNKn) (n = 4, 5) was modified.	
	Caution 2 in Figure 20 - 12 Format of Event Link L1 Output Select Register 6 (ELL1LNK6) was modified.	
	Caution 2 in Figure 20 - 13 Format of Event Link L2 Signal Select Registers n (ELL2SELn) (n = 0 to 3) was modified.	
	Caution 2 in Figure 20 - 14 Format of Event Link L2 Signal Select Registers n (ELL2SELn) (n = 4, 5) was modified.	
	Caution 2 in Figure 20 - 15 Format of Event Link L2 Signal Select Register 6 (ELL2SEL6) was modified.	
	The description and caution 2 in Figure 20 - 16 Format of Logic Cell Block L2 Control Register (ELL2CTL) were modified.	
	Caution 3 in Figure 20 - 17 Format of Event Link L2 Output Select Registers n (ELL2LNKn) (n = 0 to 3) was modified.	
	Caution 3 in Figure 20 - 18 Format of Event Link L2 Output Select Registers n (ELL2LNKn) (n = 4, 5) was modified.	
	Caution 2 in Figure 20 - 19 Format of Event Link L2 Output Select Register 6 (ELL2LNK6) was modified.	
	Caution 2 in Figure 20 - 20 Format of Event Link L3 Signal Select Registers n (ELL3SELn) (n = 0 to 3) was modified.	
	Caution 2 in Figure 20 - 21 Format of Event Link L3 Signal Select Registers n (ELL3SELn) (n = 4, 5) was modified.	
	Caution 2 in Figure 20 - 22 Format of Event Link L3 Signal Select Register 6 (ELL3SEL6) was modified.	
	The description and caution 2 in Figure 20 - 23 Format of Logic Cell Block L3 Control Register (ELL3CTL) were modified.	
	Caution 3 in Figure 20 - 24 Format of Event Link L3 Output Select Registers n (ELL3LNKn) (n = 0 to 3) was modified.	
	Caution 3 in Figure 20 - 25 Format of Event Link L3 Output Select Registers n (ELL3LNKn) (n = 4, 5) was modified.	
	Caution 2 in Figure 20 - 26 Format of Event Link L3 Output Select Register 6 (ELL3LNK6) was modified.	
	The description in 20.4 ELCL Operation was modified.	
	Point to note (4) was added to 20.6 Usage Notes.	

(5/12)

Edition	Description	Chapter
Rev.0.80	Table 21 - 2 Flags Corresponding to Interrupt Request Sources (4/5): Notes 1 and 2 were added.	CHAPTER 21 INTERRUPT FUNCTIONS
	Table 23 - 1 Operating Statuses in HALT Mode (1) was modified.	CHAPTER 23 STANDBY FUNCTION
	Table 23 - 2 Operating Statuses in HALT Mode (2) was modified.	
	Table 23 - 3 Operating Statuses in STOP Mode was modified.	
	Table 23 - 4 Operating Statuses in SNOOZE Mode was modified.	
	Figure 27 - 16 Format of Guard Register of IAWCTL Register (GIAWCTL) was modified.	CHAPTER 27 SAFETY FUNCTIONS
	Figure 29 - 8 Flow of Internal Operations of the SNOOZE Mode Sequencer was modified.	CHAPTER 29 SNOOZE MODE SEQUENCER (SMS)
	The description in 29.5.13 Branch 2 (SCY = 0) was modified.	
	The description in 29.5.14 Branch 3 (SZ = 1) was modified.	
	The description in 29.5.15 Branch 4 (SZ = 0) was modified.	
	The description in 29.5.16 Wait was modified.	
	CHAPTER 30 CAPACITIVE SENSING UNIT (CTSU2L): The descriptions were modified.	CHAPTER 30 CAPACITIVE SENSING UNIT (CTSU2L)
	Table 30 - 1 CTSU Functions was modified.	
	Figure 30 - 3 CTSU Block Diagram was modified.	
	Table 30 - 2 External Pins Used in CTSU was modified.	
	30.3 Operation was deleted.	
	30.4 Usage Notes was deleted.	CHAPTER 33 FLASH MEMORY
	Figure 33 - 9 Boot Swap Function was modified.	
	37.1 Absolute Maximum Ratings was modified.	CHAPTER 37 ELECTRICAL CHARACTERISTICS TA = -40 to +85°C (TARGET)
	37.2.1 X1, XT1 oscillator characteristics was modified.	
	37.3.1 Pin characteristics (2/7): Note 3 was modified.	
	37.3.2 Supply current characteristics (1) 30- to 64-pin package products with 96- to 128-KB ROM (2/4): Note 3 was modified.	
	37.3.2 Supply current characteristics (1) 30- to 64-pin package products with 96- to 128-KB ROM (4/4): Notes 4, 5, and 8 were modified.	
	37.3.2 Supply current characteristics (2) 30- to 80-pin package products with 192- to 256-KB flash ROM (2/4): Note 3 was modified.	
	37.3.2 Supply current characteristics (2) 30- to 80-pin package products with 192- to 256-KB flash ROM (4/4): Notes 5 and 8 were modified.	
	37.3.2 Supply current characteristics (3) 44- to 80-pin package products with 384- to 768-KB flash ROM, and 100- and 128-pin products (2/4): Note 3 was modified.	
	37.3.2 Supply current characteristics (3) 44- to 80-pin package products with 384- to 768-KB flash ROM, and 100- and 128-pin products (4/4): Notes 5 and 8 were modified.	
	37.4 AC Characteristics was modified.	
	37.5.3 Serial interface IICA (1) was modified.	
	37.5.3 Serial interface IICA (2) was modified.	
	37.5.3 Serial interface IICA (3) was modified.	
	37.6.3 D/A converter characteristics was modified.	

(6/12)

Edition	Description	Chapter
Rev.0.80	37.6.4 Comparator characteristics was modified.	CHAPTER 37 ELECTRICAL CHARACTERISTICS $T_A = -40$ to $+85^\circ\text{C}$ (TARGET)
Rev.0.90	Table 1 - 1 List of Ordering Part Numbers was modified.	CHAPTER 1 OUTLINE
	1.6 Outline of Functions: Tables were modified.	
	Table 3 - 7 List of Special Function Registers (SFRs) was modified.	CHAPTER 3 CPU ARCHITECTURE
	Table 3 - 8 List of Extended Special Function Registers (2nd SFRs) was modified.	
	Figure 4 - 12 Format of Output Current Control Enable Register (CCDE): Figure was modified and caution was added.	CHAPTER 4 PORT FUNCTIONS
	4.3.14 40-mA port output control register (PTDC): The descriptions were modified.	
	Figure 4 - 14 Format of 40-mA Port Output Control Register (PTDC) was modified.	
	Figure 4 - 15 Format of Port Function Output Enable Register 0 (PFOE0) was modified.	
	Figure 4 - 16 Format of Port Function Output Enable Register 1 (PFOE1) was modified.	
	Table 4 - 5 Concept of Basic Settings: Table and note 1 were modified.	
	4.5.2 Register settings for alternate function whose output function is not used: The descriptions were modified.	
	Table 4 - 7 Examples of Register and Output Latch Settings for Alternate Functions (30-Pin to 64-Pin Products with 96-Kbyte or 128-Kbyte Flash Memory) was modified.	
	Table 4 - 8 Examples of Register and Output Latch Settings for Alternate Functions (Products with 192-Kbyte to 768-Kbyte Flash Memory and 80-Pin and 100-Pin Products with 128-Kbyte Flash Memory) was modified.	
	Table 5 - 2 Features of Each Flash Operation Mode: Note was modified.	CHAPTER 5 OPERATION STATE CONTROL
	Figure 6 - 1 Block Diagram of Clock Generator: Figure and remark were modified.	CHAPTER 6 CLOCK GENERATOR
	Figure 6 - 7 Format of Peripheral Enable Register 0 (PER0): Figure was modified and note was deleted.	
	Figure 6 - 8 Format of Peripheral Enable Register 1 (PER1): Figure was modified and note was deleted.	
	Figure 6 - 9 Format of Subsystem Clock Supply Mode Control Register (OSMC): Figure and notes 2 to 4 were modified.	
	6.3.8 Subsystem clock select register (CKSEL): The descriptions were modified.	
	Figure 6 - 10 Format of Subsystem Clock Select Register (CKSEL): Figure and note were modified.	
	6.5 Operations of the Clock Generator: The descriptions were modified.	
	Table 6 - 2 Examples of Transitions of the CPU Clock and SFR Settings was modified.	
	Figure 7 - 11 Format of Peripheral Enable Register 0 (PER0) was modified.	CHAPTER 7 TIMER ARRAY UNIT (TAU)
	Figure 7 - 12 Format of Peripheral Reset Control Register 0 (PRR0) was modified.	
	Figure 7 - 19 Format of Timer Input Select Register 0 (TIS0) was modified.	
	7.10.2 Point for caution when a timer output is to be used as an event input for the ELCL: The descriptions were modified.	
	Figure 8 - 3 Format of Subsystem Clock Supply Mode Control Register (OSMC): Figure, note 1, and caution were modified.	CHAPTER 8 REALTIME CLOCK (RTC)
	9.1 Overview: The descriptions were modified.	CHAPTER 9 32-BIT INTERVAL TIMER (TML32)
	Table 9 - 1 Specifications of 32-Bit Interval Timer Operations: Table and remark were modified.	
	Figure 9 - 1 Block Diagram of 32-Bit Interval Timer: Figure and note were modified.	

(7/12)

Edition	Description	Chapter
Rev.0.90	Table 9 - 2 List of Registers was modified.	CHAPTER 9 32-BIT INTERVAL TIMER (TML32)
	Figure 9 - 2 Format of Peripheral Enable Register 1 (PER1): Figure was modified and note was deleted.	
	Figure 9 - 3 Format of Peripheral Reset Control Register 1 (PRR1) was modified.	
	9.2.4 Interval timer compare registers 0mn (ITLCMP0mn) (mn = 00, 01, 12, 13): Title and descriptions were modified.	
	Figure 9 - 4 Format of Interval Timer Compare Registers 0mn (ITLCMP0mn) was modified.	
	9.2.5 Interval timer compare registers 0n (ITLCMP0n) (n = 0, 1): The descriptions were modified.	
	Figure 9 - 5 Format of Interval Timer Compare Registers 0n (ITLCMP0n) was modified.	
	9.2.6 Interval timer capture register 00 (ITLCAP00): The descriptions were modified.	
	Figure 9 - 6 Format of Interval Timer Capture Register 00 (ITLCAP00) was modified.	
	Figure 9 - 7 Format of Interval Timer Control Register (ITLCTL0): Figure and notes were modified.	
	Figure 9 - 8 Format of Interval Timer Clock Select Register 0 (ITLCSEL0): Figure and remark were modified.	
	9.2.9 Interval timer frequency division register 0 (ITLFDIV00): The descriptions were modified.	
	Figure 9 - 9 Format of Interval Timer Frequency Division Register 0 (ITLFDIV00): Figure and notes 1 and 2 were modified.	
	9.2.10 Interval timer frequency division register 1 (ITLFDIV01): The descriptions were modified.	
	Figure 9 - 10 Format of Interval Timer Frequency Division Register 1 (ITLFDIV01): Figure and notes 1 and 2 were modified.	
	Figure 9 - 11 Format of Interval Timer Capture Control Register 0 (ITLCC0): Figure was modified and note 7 was added.	
	9.2.12 Interval timer status register (ITLS0): The descriptions were modified.	
	Table 9 - 3 Conditions for Setting the Interrupt Status Flags in Each Timer Mode was modified.	
	9.2.13 Interval timer match detection mask register (ITLMKF0): The descriptions were modified.	
	Table 9 - 4 Registers and Settings Used in 8-Bit Counter Mode: Table and remark were modified.	
	Table 9 - 5 Registers and Settings Used in 16-Bit Counter Mode was modified.	
	Table 9 - 6 Registers and Settings Used in 32-Bit Counter Mode was modified.	
	Table 9 - 7 Registers and Settings Used in 16-Bit Capture Mode: Caution was added.	
	9.3.3 Timer operation: The descriptions were modified.	
	Figure 9 - 14 Example of Timer Operation: Figure and remark were modified.	
	9.3.4 Capture operation: The descriptions were modified.	
	Figure 9 - 15 Example of Capture Operation: Figure and remark were modified.	
	Table 9 - 8 Interrupt Sources in 8-Bit, 16-Bit, and 32-Bit Counter Modes was modified.	
	Figure 9 - 16 Procedure for Starting the 32-Bit Interval Timer was modified.	
	Figure 9 - 17 Procedure for Stopping the 32-Bit Interval Timer was modified.	
	Figure 9 - 18 Procedure for Changing the Operating Mode of the 32-Bit Interval Timer was modified.	
	Figure 9 - 19 Procedure for Resetting the 32-Bit Interval Timer was modified.	

(8/12)

Edition	Description	Chapter
Rev.0.90	Figure 9 - 20 Procedure for Starting Event Input from the ELCL was modified.	CHAPTER 9 32-BIT INTERVAL TIMER (TML32)
	Figure 9 - 21 Procedure for Stopping Event Input from the ELCL was modified.	
	10.1 Functions of Clock Output/Buzzer Output Controller: Caution was modified.	CHAPTER 10 CLOCK OUTPUT/BUZZER OUTPUT CONTROLLER (PCLBUZ)
	Figure 10 - 1 Block Diagram of Clock Output/Buzzer Output Controller was modified.	
	Figure 10 - 2 Format of Clock Output Select Register n (CKSn): Figure, caution 3, and remark 2 were modified.	
	12.3 Registers Controlling A/D Converter: The descriptions were modified.	CHAPTER 12 A/D CONVERTER (ADC)
	Figure 12 - 2 Format of Peripheral Enable Register 0 (PER0) was modified.	
	Figure 12 - 3 Format of Peripheral Reset Control Register 0 (PRR0) was modified.	
	Table 12 - 3 A/D Conversion Time Selection was modified.	
	Figure 12 - 8 Format of A/D Converter Mode Register 2 (ADM2) was modified.	
	12.8.2 A/D conversion by inputting a hardware trigger: The descriptions were modified and caution was added.	
	12.10 Points for Caution when the A/D Converter is to be Used: The descriptions were modified.	
	Figure 12 - 52 Analog Input Pin Connection was modified.	
	CHAPTER 13 D/A CONVERTER (DAC): The descriptions were modified.	CHAPTER 13 D/A CONVERTER (DAC)
	Figure 13 - 1 Block Diagram of D/A Converter was modified.	
	Figure 13 - 2 Format of Peripheral Enable Register 1 (PER1): Figure was modified and note was deleted.	
	Figure 13 - 3 Format of Peripheral Reset Control Register 1 (PRR1) was modified.	
	13.4.2 Operation in realtime output mode: The descriptions were modified.	
	Figure 13 - 6 Timing for Outputting D/A Conversion Value was modified.	
	13.5 Points for Caution when the D/A Converter is to be Used: (8) was deleted.	
	Figure 14 - 1 Comparator Block Diagram was modified.	CHAPTER 14 COMPARATOR (CMP)
	Figure 14 - 2 Format of Peripheral Enable Register 1 (PER1): Figure was modified and note was deleted.	
	Figure 14 - 3 Format of Peripheral Reset Control Register 1 (PRR1): Figure was modified and caution 2 was added.	
	Figure 14 - 4 Format of Comparator Mode Setting Register (COMPMDR): Note 3 was added.	
	Figure 15 - 1 Block Diagram of Serial Array Unit 0 was modified.	CHAPTER 15 SERIAL ARRAY UNIT (SAU)
	Figure 15 - 2 Block Diagram of Serial Array Unit 1 was modified.	
	Figure 15 - 5 Format of Peripheral Enable Register 0 (PER0) was modified.	
	Figure 15 - 6 Format of Peripheral Reset Control Register 0 (PRR0) was modified.	
	Figure 15 - 22 Format of Input Switch Control Register (ISC): Figure was modified and notes 1 to 4 were added.	
	15.5.9 Procedure for Processing Errors that Occurred During 3-wire Serial I/O (CSI00, CSI01, CSI10, CSI11, CSI20, CSI21, CSI30, CSI31) Communication: The descriptions were modified.	
	Figure 16 - 5 Format of Peripheral Enable Register 0 (PER0) was modified.	CHAPTER 16 SERIAL INTERFACE IICA (IICA)
	Figure 16 - 6 Format of Peripheral Reset Control Register 0 (PRR0) was modified.	
	Figure 16 - 7 Format of IICA Control Register n0 (IICCTLn0): Note 2 was modified.	

(9/12)

Edition	Description	Chapter
Rev.0.90	Figure 17 - 1 Block Diagram of UARTAn: Figure and remark were modified.	CHAPTER 17 SERIAL INTERFACE UARTA (UARTA)
	Figure 17 - 2 Format of Peripheral Enable Register 1 (PER1): Figure was modified and note was deleted.	
	17.2.9 UARTA clock select register 0 (UTA0CK): The descriptions were modified.	
	Figure 17 - 10 Format of UARTA0 Clock Select Register (UTA0CK): Figure and remark were modified.	
	17.2.10 UARTA clock select register 1 (UTA1CK): The descriptions were modified.	
	Figure 17 - 11 Format of UARTA1 Clock Select Register (UTA1CK): Figure and remark were modified.	
	17.3.2 UART Mode, (4) Normal transmission: The descriptions were modified.	
	Table 17 - 8 Set Data of Baud Rate Generator was modified.	
	17.4.3 Point for Caution when Selecting the UARTAn Operation Clock (fUTAn): The descriptions were modified.	
	Table 18 - 1 Specifications of Remote Control Signal Receiver: Table and note 2 were modified.	CHAPTER 18 REMOTE CONTROL SIGNAL RECEIVER (REMC)
	Figure 18 - 1 Block Diagram of Remote Control Signal Receiver was modified.	
	Figure 18 - 2 Format of Peripheral Enable Register 1 (PER1): Figure was modified and note was deleted.	
	Figure 18 - 3 Format of Peripheral Reset Control Register 1 (PRR1) was modified.	
	Figure 18 - 5 Format of Function Select Register 1 (REMCN1) was modified.	
	Figure 18 - 19 Format of Receiver Standby Control Register (REMSTC) was modified.	
	18.3.4 Operating Clock: The descriptions were modified.	
	Figure 18 - 28 RIN0 Internal Input Signal Generation Configuration was modified.	
	18.3.5 RIN0 Input: The descriptions were modified.	
	18.3.12 Interrupts: The descriptions were modified.	
	18.3.13 SNOOZE Mode Function: The descriptions and remark were modified.	
	Figure 18 - 44 Example of Flowchart for Setting up SNOOZE Mode was modified.	
	18.4.1 Register Access when Starting Operation of the Remote Control Signal Receiver: Title was modified.	
	18.4.2 Timing of Changing the Register Values: Title was modified.	
	18.4.4 Changing the Operating Clock: Title was modified.	
	Figure 19 - 5 Format of Peripheral Enable Register 1 (PER1): Note was deleted.	
	19.5.8 Operation in standby mode: The descriptions were modified and note 1 was added.	CHAPTER 19 DATA TRANSFER CONTROLLER (DTC)
	Table 20 - 1 Connections in Logic Cell Block L1: Note 2 was modified.	CHAPTER 20 LOGIC AND EVENT LINK CONTROLLER (ELCL)
	Table 20 - 2 Connections in Logic Cell Block L2: Note 2 was modified.	
	Table 20 - 3 Connections in Logic Cell Block L3: Note 2 was modified.	
	Figure 20 - 5 Format of Input Signal Select Registers n (ELISELn) (n = 0 to 11): Notes 3 and 4 and caution 2 were modified.	
	Figure 20 - 6 Format of Event Link L1 Signal Select Registers n (ELL1SELn) (n = 0 to 3): Caution 2 was modified.	
	Figure 20 - 7 Format of Event Link L1 Signal Select Registers n (ELL1SELn) (n = 4, 5): Caution 2 was modified.	
	Figure 20 - 8 Format of Event Link L1 Signal Select Register 6 (ELL1SEL6): Caution 2 was modified.	

(10/12)

Edition	Description	Chapter
Rev.0.90	Figure 20 - 9 Format of Logic Cell Block L1 Control Register (ELL1CTL): Caution 2 was modified.	CHAPTER 20 LOGIC AND EVENT LINK CONTROLLER (ELCL)
	Figure 20 - 10 Format of Event Link L1 Output Select Registers n (ELL1LNKn) (n = 0 to 3): Caution 3 was modified.	
	Figure 20 - 11 Format of Event Link L1 Output Select Registers n (ELL1LNKn) (n = 4, 5): Caution 3 was modified.	
	Figure 20 - 12 Format of Event Link L1 Output Select Register 6 (ELL1LNK6): Caution 2 was modified.	
	Figure 20 - 13 Format of Event Link L2 Signal Select Registers n (ELL2SELn) (n = 0 to 3): Caution 2 was modified.	
	Figure 20 - 14 Format of Event Link L2 Signal Select Registers n (ELL2SELn) (n = 4, 5): Caution 2 was modified.	
	Figure 20 - 15 Format of Event Link L2 Signal Select Register 6 (ELL2SEL6): Caution 2 was modified.	
	Figure 20 - 16 Format of Logic Cell Block L2 Control Register (ELL2CTL): Caution 2 was modified.	
	Figure 20 - 17 Format of Event Link L2 Output Select Registers n (ELL2LNKn) (n = 0 to 3): Caution 3 was modified.	
	Figure 20 - 18 Format of Event Link L2 Output Select Registers n (ELL2LNKn) (n = 4, 5): Caution 3 was modified.	
	Figure 20 - 19 Format of Event Link L2 Output Select Register 6 (ELL2LNK6): Caution 2 was modified.	
	Figure 20 - 20 Format of Event Link L3 Signal Select Registers n (ELL3SELn) (n = 0 to 3): Caution 2 was modified.	
	Figure 20 - 21 Format of Event Link L3 Signal Select Registers n (ELL3SELn) (n = 4, 5): Caution 2 was modified.	
	Figure 20 - 22 Format of Event Link L3 Signal Select Register 6 (ELL3SEL6): Caution 2 was modified.	
	Figure 20 - 23 Format of Logic Cell Block L3 Control Register (ELL3CTL): Caution 2 was modified.	
	Figure 20 - 24 Format of Event Link L3 Output Select Registers n (ELL3LNKn) (n = 0 to 3): Caution 3 was modified.	
	Figure 20 - 25 Format of Event Link L3 Output Select Registers n (ELL3LNKn) (n = 4, 5): Caution 3 was modified.	
	Figure 20 - 26 Format of Event Link L3 Output Select Register 6 (ELL3LNK6): Caution 2 was modified.	
	Figure 20 - 27 Format of Output Signal Select Registers n (ELOSELn) (n = 0 to 7) was modified.	
	Figure 20 - 28 Format of Output Signal Enable Register (ELOENCTL): Note was modified.	
	Table 20 - 5 Bits in Output Signal Enable Register and Event-Receiving Peripheral Functions: Table was modified and note 4 was added.	
	20.6 Points for Caution when the ELCL is to be Used: (1) and (3) were modified.	
	23.1 Standby Function: Caution 2 was modified.	CHAPTER 23 STANDBY FUNCTION
	23.2.2 Memory power reduction control register (PSMCR): The descriptions were added.	
	Table 23 - 1 Operating Statuses in HALT Mode (1) was modified.	
	Table 23 - 2 Operating Statuses in HALT Mode (2) was modified.	
	Table 23 - 3 Operating Statuses in STOP Mode: Table and remark 1 were modified.	
	Table 23 - 4 Operating Statuses in SNOOZE Mode: Table and remark 1 were modified.	

(11/12)

Edition	Description	Chapter
Rev.0.90	Figure 24 - 7 Format of Peripheral Reset Control Register 0 (PRR0) was modified.	CHAPTER 24 RESET FUNCTION
	Figure 24 - 8 Format of Peripheral Reset Control Register 1 (PRR1) was modified.	
	25.1 Functions of Power-on-reset Circuit: The descriptions were modified.	CHAPTER 25 POWER-ON-RESET CIRCUIT (POR)
	Figure 25 - 2 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector: Caution was modified.	
	Figure 25 - 2 Timing of Generation of Internal Reset Signal by Power-on-reset Circuit and Voltage Detector: Remark 2 was modified.	
	26.1 Functions of Voltage Detector: The descriptions were modified.	CHAPTER 26 VOLTAGE DETECTOR (LVD)
	Figure 26 - 3 Format of Voltage Detection Register (LVIM): Figure was modified and note 4 was added.	
	Figure 26 - 5 Format of Voltage Detection Level Register (LVIS): Figure and notes 1 and 2 were modified.	
	26.4.1 When used as reset mode: The descriptions were modified.	
	Figure 26 - 7 Timing of LVD1 Internal Reset Signal Generation was added.	
	26.4.2 When used as interrupt mode: The descriptions were modified.	
	Figure 26 - 9 Timing of LVD1 Interrupt Signal Generation was added.	
	Figure 27 - 23 Format of UART Loopback Select Register (ULBS) was modified.	CHAPTER 27 SAFETY FUNCTIONS
	Figure 29 - 2 Format of Peripheral Enable Register 1 (PER1): Figure was modified and note was deleted.	CHAPTER 29 SNOOZE MODE SEQUENCER (SMS)
	Figure 29 - 3 Format of Peripheral Reset Control Register 1 (PRR1) was modified.	
	Table 29 - 3 Types of Processing Specified by the SMSIp Registers: Note 3 was modified.	
	29.5 Commands for Use in Processing by the Sequencer: The descriptions were modified.	
	29.5.1 8-bit data transfer 1: The descriptions were modified.	
	29.5.2 8-bit data transfer 2: The descriptions were modified.	
	29.5.3 16-bit data transfer 1: The descriptions were modified.	
	29.5.4 16-bit data transfer 2: The descriptions were modified.	
	29.5.5 1-bit data setting: The descriptions were modified.	
	29.5.6 1-bit data clearing: The descriptions were modified.	
	29.5.7 1-bit data transfer: The descriptions were modified.	
	29.5.12 Branch 1 (SCY = 1): The descriptions were modified.	
	29.5.13 Branch 2 (SCY = 0): The descriptions were modified.	
	29.5.14 Branch 3 (SZ = 1): The descriptions were modified.	
	29.5.15 Branch 4 (SZ = 0): The descriptions were modified.	
	29.5.16 Wait: The descriptions and note 1 were modified.	
	29.5.17 Conditional wait 1 (bit = 1): The descriptions were modified.	
	29.5.18 Conditional wait 2 (bit = 0): The descriptions were modified.	
	29.5.19 Termination: The descriptions were modified.	
	29.5.20 Interrupt plus termination: The descriptions were modified.	
	29.6 Operation in Standby Modes: The descriptions were modified and note 1 was added.	

(12/12)

Edition	Description	Chapter
Rev.0.90	30.2 Registers Controlling CTSU: The descriptions were modified.	CHAPTER 30 CAPACITIVE SENSING UNIT (CTS2L)
	Figure 30 - 5 Format of Peripheral Enable Register 1 (PER1): Figure was modified and note was deleted.	
	Figure 30 - 6 Format of Peripheral Reset Control Register 1 (PRR1) was modified.	
	30.2.10 CTSU sensor counter register L/H (CTSUSC/CTSUC): Title was modified.	
	Figure 30 - 14 Format of CTSU Sensor Counter Register L/H (CTSUSC/CTSUC): Title was modified.	
	30.2.13 CTSU trimming register AL/AH (CTSUTRIM0/CTSUTRIM1): Title and the descriptions were modified.	
	Figure 30 - 17 Format of CTSU Trimming Register AL/AH (CTSUTRIM0/CTSUTRIM1): Title was modified.	
	30.2.14 CTSU trimming register BL/BH (CTSUTRIM2/CTSUTRIM3) was added.	
	Figure 32 - 2 Format of User Option Byte (000C1H or 040C1H) was modified.	CHAPTER 32 OPTION BYTES
	Figure 32 - 3 Format of User Option Byte (000C1H or 040C1H) was modified.	
	34.2 Connection between the External Device that Incorporates UART and RL78/G23: Note 3 was added.	CHAPTER 34 ON-CHIP DEBUGGING
	Table 36 - 16 Operation List: Caution was modified.	CHAPTER 36 INSTRUCTION SET
	37.2.1 Characteristics of the X1 and XT1 oscillators was modified.	CHAPTER 37 ELECTRICAL CHARACTERISTICS T _A = -40 to +105°C (TARGET)
	37.2.2 Characteristics of the on-chip oscillators was modified.	
	37.3.2 Supply current characteristics, (1) 30- to 64-pin package products with 96- to 128-Kbyte flash ROM (1/4): Note 2 was modified.	
	37.3.2 Supply current characteristics, (1) 30- to 64-pin package products with 96- to 128-Kbyte flash ROM (2/4): Note 3 was modified.	
	37.3.2 Supply current characteristics, (2) Peripheral Functions (Common to all products) was modified.	
	37.4 AC Characteristics was modified.	
	37.6.4 Comparator characteristics was modified.	
	37.6.6 LVD circuit characteristics, (1) LVD0 Detection Voltage in the Reset Mode and Interrupt Mode was modified.	
	37.6.6 LVD circuit characteristics, (2) LVD1 Detection Voltage of Reset Mode and Interrupt Mode was modified and Note was added.	
	37.6.7 Power supply voltage rising slope characteristics: Note was modified.	

RL78/G23 User's Manual: Hardware

Publication Date: Rev.0.50 May 28, 2020
 Rev.1.00 Apr 13, 2021

Published by: Renesas Electronics Corporation

RL78/G23