

Jetson Thor Series Modules

Design Guide

Document History

DG-12084-001_v1.2

Version	Date	Description of Change
1.0	June 18, 2025	Initial release
1.1	July 3, 2025	Updated the following:
		> Removed DMIC5
		> Figure 5-2, Figure 5-8
		> Note under Figure 5-3 and Figure 5-5
		> Section 5.1.1
		> Added section 5.1.3
1.2	July 31, 2025	Updated the following:
		> Figure 5-1, Figure 5-3, Figure 5-5, Figure 15-1
		> Table 5-1, Table 5-4, Table 9-6, Table 15-1 (and note), Table 15-2
		> Sections 5.1.1, 5.1.3

Table of Contents

Chapter	l. Ir	itroduction	
1.1	Refe	rences	1
1.2	Atta	chments	2
1.3	Abbr	eviations and Definitions	2
Chapter 2	2. Ir	troduction	∠
Chapter 3	3. N	lain Connector Details	5
3.1	Conn	ector Pin Orientations	6
3.2	Modu	ule to Carrier Board Standoff	7
3.3	Modu	ule to Carrier Board Standoff Height Recommendations	8
3.4	Modu	ıle Installation and Removal	10
Chapter 4	4. R	eference Design Considerations	11
Chapter 5	5. P	ower	13
5.1	Powe	er Sequencing	16
5.1.1	Р	ower-On Sequence	16
5.1.2	2 P	ower Down Sequence by Power Button Press	17
5.1.3	3 P	ower Down Sequence by Software Shutdown	18
5.1.4	₽ P	ower Down Sequence by an Event	19
5.2	SYS_	VIN_HV Input	21
5.3	Powe	er-On	2
5.3.1	Α	uto Power-on	22
5.3.2	2 P	ower Button Supervisor MCU Circuit	22
5.3	3.2.1	Defined Behaviors	23
5.3	3.2.2	Power-OFF -> Power-ON (Power Button Case)	24
5.3	3.2.3	Power-OFF -> Power-ON (Auto-Power-On Case)	25
5.3	3.2.4	Power-ON -> Power-OFF (Power Button Held Low > 10 Seconds)	26
5.4	Powe	er Discharge	27
5.5	Powe	er Loss Detection	27
5.6	Deep	Sleep or SC7	27
Chapter 6	6. G	eneral Routing Guidelines	28
6.1	Signa	al Name Conventions	28

6.2	Ro	uting Guideline Format	29
6.3	Siç	gnal Routing Conventions	29
6.4	Ro	uting Guidelines	29
6.5	Ge	neral PCB Routing Guidelines	30
Chapter 7	7.	USB, PCIe, and MGBE	31
7.1	US	SB	34
7.1.1		USB 2.0 Design Guidelines	38
7.1.2) -	USB 3.2 Design Guidelines	39
7.1.3	}	Common USB Routing Guidelines	43
7.2	PC	CI Express	44
7.2.1		PCIe Design Guidelines up to Gen5	51
7.2.2) -	Ethernet via PCIe	56
7.3	M	GBE	58
7.3.1		10 GbE MGBE Design Guidelines	60
7.3.2) -	25 GbE MGBE Design Guidelines	65
7.3.3	}	Reference Clock Oscillator Requirements	67
7.3.4	ļ	Camera Over Ethernet	69
Chapter 8	3.	Storage	70
Chapter 9	9.	Display	71
9.1	DF)	74
9.1.1		DP Routing Guidelines	77
9.2	НΕ	DMI	81
9.2.1		HDMI Design Guidelines	83
Chapter 1	10.	Video Input	88
10.1	CS	SI D-PHY Design Guidelines	96
10.2	CS	SI C-PHY Design Guidelines	96
Chapter 1	11.	Audio	99
11.1	129	S Design Guidelines	101
11.2	D١	AIC Design Guidelines	102
Chapter 1	12.	I2C	103
12.1	120	C Design Guidelines	106
122	Do	a-hounce	107

Chapter 13	8. SPI	108
13.1	SPI Design Guidelines	110
Chapter 14	. UART	111
14.1	JART Design Guidelines	113
Chapter 15	5. CAN	114
15.1	CAN Design Guidelines	116
Chapter 16	i. Fan	117
Chapter 17	. Debug	119
17.1	JSB Recovery Mode	119
17.2	JTAG and Debug UART	120
17.2.1	JTAG	121
17.2.2	Debug UART	122
Chapter 18	3. Strapping Pins	123
Chapter 19). Pads	125
19.1	MPIO Pad Behavior when Associated Power Rail is Enabled	125
19.2	Schmitt Trigger Usage	125
19.3	Pins Pulled and Driven During Power-on	126
Chapter 20). Unused Interface Terminations	127
20.1	Jnused MPIO Interfaces	127
20.2	Jnused SFIO Interface Pins	128
Chapter 21	. General Layout Guidelines	129
21.1	Via Guidelines	129
21.1.1	Via Count and Trace Width	129
21.1.2	Via Placement	129
21.1.3	Via Placement and Power and Ground Corridors	130
21.2	Connecting Vias	131
21.3	Trace Guidelines	131
21.3.1	Layer Stack-Up	131
21.3.2	Trace Length or Delay	131
Chapter 22	Stack-Ups	132
22.1	Reference Design Stack-ups	132
22 1 1	Importance of Stack-up Definition	132

22.1.2	Impact of Stack-up Definition on Design	132
Chapter 23.	USB 3.2 and Wireless Coexistence	133
23.1 M	itigation Techniques	133
Chapter 24.	Transmission Line Primer	135
24.1 Ba	asic Board Level Transmission Line Theory	135
24.1.1	Characteristics	135
24.2 Pł	nysical Transmission Line Types	136
24.2.1	Microstrip Transmission Line	136
24.2.2	Stripline Transmission Line	136
24.3 Dr	iver Characteristics	137
24.4 Re	eceiver Characteristics	137
24.5 Tr	ansmission Lines and Reference Planes	138
Chapter 25.	Design Guideline Glossary	141

List of Figures

Figure 3-1.	699-pin Connector Dimensions	5
Figure 3-2.	699-pin Connector Pin Orientation	6
Figure 3-3.	5.5 mm Height on Carrier Board	7
Figure 3-4.	2.5 mm Height on Carrier Board	7
Figure 3-5.	Module Removal	10
Figure 5-1.	Power Block Diagram	15
Figure 5-2.	Power-On Sequence (Power Button Case)	17
Figure 5-3.	Power Down Sequence - Button Press Shutdown Case	18
Figure 5-4.	Power Down Sequence - User Initiated - SW Shutdown Case	19
Figure 5-5.	Power Down Sequence - Shutdown Due to an Event Case	20
Figure 5-6.	Simplified Microfit Connector Connections	21
Figure 5-7.	Power-On Button Circuit	23
Figure 5-8.	Power-OFF to On Sequence Power Button Case	24
Figure 5-9.	Power-OFF to On Sequence Auto Power-On Case	25
Figure 5-10.	Power-ON to OFF Power Button Held Low > 10 Seconds	26
Figure 5-11.	Power Discharge	27
Figure 5-12.	VIN Loss Detection Circuit	27
Figure 6-1.	Signal Routing Example	30
Figure 7-1.	Simple USB Type A Connection Example with HUB	35
Figure 7-2.	Simple USB Type A Connection Example without HUB	35
Figure 7-3.	USB Type-C Connection Example	36
Figure 7-4.	USB Type-C Dual Mode Circuitry Sample Connections	37
Figure 7-5.	USB3.x Path Model With Redriver	43
Figure 7-6.	PCIe Signal Connections (Root Port)	45
Figure 7-7.	PCIe Signal Connections (Endpoint)	46
Figure 7-8.	PCIe Jetson Thor RP to Jetson Thor EP connection Example	50
Figure 7-9.	Insertion Loss S-Parameter Plot (DES21)	55
Figure 7-10.	Ethernet Connections	57
Figure 7-11.	Ethernet Magnetics and RJ45 Connections	57
Figure 7-12.	QSFP Connection Example	59
Figure 9-1.	DP Connection Example	74
Figure 9-2.	DP Connection Example with Integrated PI3AUX221 Device	75
Figure 9-3.	DP Differential Main Link Topology	77
Figure 9-4.	HDMI Connection Example	81
Figure 9-5.	HDMI CLK and Data Topology	83
Figure 10-1.	Camera CSI D-PHY Connections	93
Figure 10-2.	Camera CSI C-PHY Connections	94
Figure 11-1.	Audio Device Connections	100

Figure 12-1.	I2C Connections	105	
Figure 13-1.	Jetson Thor SPI Connections	109	
Figure 13-2.	Basic SPI Connections	109	
Figure 13-3.	SPI Topologies	110	
Figure 14-1.	Jetson Thor UART Connections	112	
Figure 15-1.	Jetson Thor CAN Connections	115	
Figure 16-1.	Jetson Thor Fan Connection Example	117	
Figure 17-1.	JTAG and UART Debug Connections	120	
Figure 17-2.	Simple Debug UART Header Connections	120	
Figure 18-1.	Jetson Thor Module Strap Pins	124	
Figure 21-1.	Via Placement for Good Power Distribution	130	
Figure 21-2.	Good Current Flow Resulting from Correct Via Placement	130	
Figure 21-3.	Poor Current Flow Resulting from Incorrect Via Placement	130	
Figure 24-1.	Typical Transmission Line Circuit	135	
Figure 24-2.	Microstrip Transmission Line	136	
Figure 24-3.	Stripline Transmission Line	136	
Figure 24-4.	Transmission Line Height	138	
Figure 24-5.	Crosstalk on Reference Plane	138	
Figure 24-6.	Power Plane Cuts Example	139	
Figure 24-7.	Power Plane Cuts Example when Decouple Capacitors are Abu		
Figure 24-8.	Switching Reference Planes		
Figure 24-9.	Reference Plane Switch Using Via	140	
List of Ta	bles		
	reviations and Definitions		
	stry Standards		
	on Thor Features		
	doff Height Calculations for 5.5 mm Height Connector Case		
	doff Height Calculations for 2.5 mm Height Connector Case		
	er and System Pin Descriptions		
	er Button Supervisor Control Signals		
	er-OFF to On Timing Power Button Case		
	able 5-4. Power-OFF to On Timing Auto Power-On Case26		
	er-ON to OFF Timing Power Button Held Low > 10 Seconds		
_	al Type Codes		
Table 7-1. SoC	UPHYO Data Lane Pin Descriptions (USB 3.2 and PCIe)	31	

Table 7-2. So	C UPHY1 Data Lane Pin Descriptions (PCIe and MGBE (XFI))	32
	HYO Mapping Options (USB and PCIe)	
Table 7-4. UP	HY1 Mapping Options (PCIe and MGBE (XFI))	33
Table 7-5. US	B 2.0 Pin Descriptions	34
Table 7-6. US	B Control Pin Descriptions	34
	B 2.0 Signal Connections	
Table 7-8. US	B 3.2 Signal Connections	37
Table 7-9. US	B 2.0 Interface Signal Routing Requirements	38
Table 7-10.	USB 3.2 Interface Signal Routing Requirements	
Table 7-11.	Recommended USB Observation Test Points for Initial Boards	43
Table 7-12.	PCIe Clock Pin Descriptions	44
Table 7-13.	PCIe Control Pin Descriptions	
Table 7-14.	PCIe Signal Connections Module I/Fs Configured as Root Ports	47
Table 7-15.	PCIe Signal Connections Module I/F Configured as Endpoint	49
Table 7-16.	PCIe Signal Connections Jetson Thor RP to Jetson Thor EP	50
Table 7-17.	PCIe Interface Signal Routing Requirements up to Gen5	
Table 7-18.	Recommended PCIe Observation Test Points for Initial Boards	55
Table 7-19.	Jetson Thor Module Gigabit Ethernet Pin Descriptions	
Table 7-20.	Ethernet Signal Connections	
Table 7-21.	MGBE Signal Connections	59
Table 7-22.	MGBE Interface Reference Clock Oscillator Requirements	
Table 7-23.	MGBE 10GbE Interface Signal Routing Requirements	
Table 7-24.	MGBE 25GbE Interface Signal Routing Requirements	66
Table 7-25.	MGBE Reference Clock Routing Requirements	
Table 7-26.	MGBE Interface Reference Clock Oscillator Requirements	
Table 9-1. Jet	son Thor HDMI and DP Pin Description	71
	sic DP Signal Connections	
	Signal Connections for Integrated PI3AUX221 Solution	
	Main Link Signal Routing Requirements	
	commended DP Test Points for Initial Boards	
	MI Signal Connections	
	MI Interface Signal Routing Requirements	
Table 9-8. Red	commended HDMI and DP Test Points for Initial Boards	
Table 10-1.	Jetson Thor CSI Pin Description	
Table 10-2.	CSI Configurations for D-PHY	
Table 10-3.	CSI Configurations for C-PHY -x2 and x4	
Table 10-4.	CSI Configurations C-PHY – x3 and x1	
Table 10-5.	MIPI CSI Signal Connections	
Table 10-6.	MIPI CSI D-PHY Interface Signal Routing Requirements	
Table 10-7.	MIPI CSI C-PHY Interface Signal Routing Requirements	96

Table 10-8.	Recommended CSI Test Points for Initial Boards	97
Table 10-9.	Connector Specification	98
Table 11-1.	Jetson Thor Audio Pin Description	99
Table 11-2.	Audio Interface Signal Connections	100
Table 11-3.	I2S Interface Signal Routing Requirements	101
Table 11-4.	DMIC Interface Signal Routing Requirements	102
Table 12-1.	Jetson Thor I2C Pin Description	103
Table 12-2.	I2C Interface Mapping	104
Table 12-3.	I2C Signal Connections	106
Table 12-4.	I2C Interface Signal Routing Requirements	106
Table 12-5.	De-bounce Settings	107
Table 13-1.	Jetson Thor SPI Pin Description	108
Table 13-2.	SPI Signal Connections	109
Table 13-3.	SPI Interface Signal Routing Requirements	110
Table 13-4.	Recommended SPI Test Points for Initial Boards	110
Table 14-1.	Jetson Thor UART Pin Description	111
Table 14-2.	UART Signal Connections	112
Table 14-3.	UART Interface Signal Routing Requirements	113
Table 15-1.	Jetson Thor CAN Pin Descriptions	114
Table 15-2.	CAN Signal Connections	115
Table 15-3.	CAN Interface Signal Routing Requirements	116
Table 16-1.	Jetson Thor Fan Pin Descriptions	
Table 16-2.	Fan Signal Connections	118
Table 17-1.	Thor Module JTAG Pin Description	121
Table 17-2.	JTAG Signal Connections	122
Table 17-3.	Debug UART Connections	122
Table 18-1.	Power-ON Strapping Breakdown	123
Table 20-1.	Unused MPIO Pins and Pin Groups	127
Table 20-2	Unused SFIO Pin Terminations	128

Chapter 1. Introduction

This design guide contains recommendations and guidelines for engineers to follow and create a product that is optimized to achieve the best performance from the interfaces supported by the NVIDIA® Jetson™ Thor series module, hereafter referred to as "Thor Module."

This design guide provides detailed information on the capabilities of the hardware module, which may differ from supported configurations by provided software. Refer to the software release documentation for information on supported capabilities.

References 1.1

Refer to the following documents or models listed for more information. Always use the latest revision of all documents.

- > Jetson T5000 Modules Data Sheet (DS-11945-001)
- > Jetson Thor Developer Kit Carrier Board Specification (SP-12334-001)
- > Jetson Thor Series Pinmux Configuration Template
- > Jetson Thor Series Modules Thermal Design Guide (TDG-12271-001)
- > Jetson Thor Developer Kit Carrier Board Reference Design Files
- Jetson Thor Series Supported Component List (DA-12429-001)

1.2 **Attachments**

The following files are attached to this design guide.

- > Jetson_Thor_Series_Pin_Descriptions_v1.0.nvxlsx
- > Jetson_Thor_Series_Schematic_Checklist_v1.1.nvxlsx
- Jetson_Thor_Series_Layout_Checklist_v1.0.nvxlsx
- Jetson_Thor_Series_Bringup_Checklist_v1.1.nvxlsx

To access the attached files, click the **Attachment** icon on the toolbar on this PDF (using Adobe Acrobat Reader or Adobe Acrobat). Select the file and use the Tool Bar options (Open, Save) to retrieve the documents.

Note that Excel files with the .nvxlsx extension will need to be saved as .xlsx.

Abbreviations and Definitions 1.3

Table 1-1 lists abbreviations that may be used throughout this design guide and their definitions.

Abbreviations and Definitions Table 1-1.

Abbreviation	Definition
CEC	Consumer Electronic Control
CAN	Controller Area Network
DP	VESA® DisplayPort® (output)
GPIO	General Purpose Input Output
HDI	High-Density Interconnect
HDMI™	High-Definition Multimedia Interface
I2C	Inter IC
I2S	Inter IC Sound Interface
LDO	Low Dropout (voltage regulator)
LPDDR5X	Low Power Double Data Rate DRAM, Fifth generation, extended
MGBE	Multi-Gigabit Ethernet
MTS	Multi-Stream Transport
NVMe	Non-Volatile Memory Express
PCIe (PEX)	Peripheral Component Interconnect Express Interface
PDM	Pulse-Density Modulation
PHY	Physical Layer
PMIC	Power Management Integrated Circuit
RTC	Real Time Clock
SC7	System Core State 7 (Sleep)

Abbreviation	Definition
SPI	Serial Peripheral Interface
UART	Universal Asynchronous Receiver-Transmitter
USB	Universal Serial Bus

Industry Standards Table 1-2.

Interface	Specification
CAN	Version 2.0/ISO11898
DP	Version 1.4a
ETHER_QOS	RGMII Version 2.0
HDMI	Version 2.1
I2C	NXP 3.0
MGBE	IEEE 802.3-2015
MIPI CSI	C-PHY Revision 2.0 / D-PHY 2.1
PCI Express	PCI Express Base Specification Revision 5.0, Version 1.0
USB	Universal Serial Bus Specification Revision 2.0, 3.2; Gen1 and Gen2
XFI	SFF INF-8077i, Revision 4.5, 2005



Note: All occurrences of USB 3.2 refer to "USB 3.2 Gen 1x1: SuperSpeed USB 5 Gbps" and "USB 3.2 Gen 2x1: SuperSpeed USB 10 Gbps" only. Also note that Gen 1x1 and Gen 2x1 are referred to simply as Gen1 and Gen2 in this design guide.

Chapter 2. Introduction

The NVIDIA Jetson Thor series modules reside at the center of the embedded system solution and Jetson Thor SoC:

- > Power (Power Sequencer, Regulators)
- > DRAM (LPDDR5X)
- > QSPI NOR
- > Power Monitors
- > Thermal Sensor

Table 2-1. Jetson Thor Features

Category	Function	Category	Function
USB	USB 2.0 USB 3.2 Gen2x1 (10 Gbps)	Display	HDMI / DP (4x– see note). DP supports multi-head operation through Multi-Stream Transport (MST).
PCle	Root Port and Endpoint supported up to Gen5	SPI	Initiator and Target
Camera	CSI (6x2 or 4x4) D-PHY and C- PHY	Fan	PWM and TACH
LAN	5 Gigabit Ethernet: PCle MGBE Ethernet: XFI	Debug	JTAG and UART
Audio	I2S, Digital Mic	System	Power control, Reset, Alerts
Miscellaneous	CAN, I2C, UART	Power	Main Inputs (HV, MV, and SV)


Note: HDMI and DP share the same pins. See Chapter 9 for display details.

Chapter 3. Main Connector Details

The main 699-pin connector on the Jetson Thor is from the Molex Mirror Mezz family. See the Jetson Thor Series Supported Components List (DA-12429-001) for compatible module connectors to use on the carrier board. Refer to the Molex Mirror Mezz connector specification for details.

Refer to the Jetson_Thor_Series_Pin_Descriptions in the attachment for the 699-pin map.

Figure 3-1. 699-pin Connector Dimensions



Note: Various documents related to the Molex Mirror Mezz connector can be found at: Mirror Mezz Connectors - Molex

The *Molex Application Guide* for Mirror Mezz[™], which includes details for connector mounting can be found at: https://www.molex.com/pdm_docs/as/2028280001-AS- 000.pdf


3.1 **Connector Pin Orientations**

The symbol pinout for the 699-pin connector on the carrier board is mirrored such that the pin numbers match when the module and carrier board connectors are mated (see Figure 3-2). The orientation shown matches the carrier board in the upright position as well as the layout file.

(!)

Caution: Note that the 699-pin connector pinout on the carrier board is a mirror image of the Molex pinout. Designers should verify the pinout of their designs against the Jetson Thor reference layout.

Figure 3-2. 699-pin Connector Pin Orientation




Module to Carrier Board Standoff 3.2

The spacing between the module PCB and the carrier board PCB are shown in Figure 3-3 and Figure 3-4 to illustrate the following two cases:


- > 5.5 mm connector on the carrier board (8 mm nominal spacing).
- 2.5 mm connector (5 mm nominal spacing).

The standoffs to support the module are located between the carrier board and the bottom plate.

Figure 3-3. 5.5 mm Height on Carrier Board



2.5 mm Height on Carrier Board Figure 3-4.





Notes:

- 1. See Section 3.3 for standoff heights recommendations.
- 2. If the 2.5 mm height connector is used, there can be no components under the module on the carrier board due to the extremely limited clearance.

Module to Carrier Board Standoff 3.3 **Height Recommendations**

Standoffs and spacers are required between the module bottom plate and the carrier board. The height should be chosen to meet the connector board-to-board spacing requirements and accommodate the tolerances in the bottom plate and the standoff itself. If the standoff is too short, the carrier board PCB may warp as the mounting screws are tightened. If too tall, the connectors will not mate fully. The two cases (5.5 mm and 2.5 mm connector on the carrier board) are described in this section and are accompanied by tables that show the possible permutations of tolerances of the bottom plate and spacers. The platform designer can determine if a different height would be more appropriate but should consider both the PCB warpage (standoff height too short) and connector contact overlap length to find the best balance.

The following examples are based on Molex parts using spacer heights and spacer tolerances to produce a workable solution.

5.5 mm height - 8.00+/-0.15 mm board to board spacing case

For this case, a standoff height of 4.2 mm is used. This is based on a standoff with ±0.13 mm height tolerance. The tolerance for the bottom plate is ±0.1 mm and ±0.1 mm for the solder balls between the bottom plate and the module PCB. The following table shows example calculations using the connector board spacing, module bottom plate height, and example standoff height with tolerances mentioned.

	Table 3-1.	Standoff Heio	ght Calculations f	or 5.5 mm Heig	ht Connector Case
--	------------	---------------	--------------------	----------------	-------------------

Board to Board Spacing (mm)	Bottom Plate Height (mm)	Board to Bottom Plate Gap (mm)	Standoff Height (mm)	Space Beyond Ideal Mating Spec. (mm)	
8	3.8	4.2	4.07	-0.13	
8	3.8	4.2	4.33	0.13	
8	4.2	3.8	4.07	0.27	
8	4.2	3.8	4.33	0.53	
Margin to -0.15 mm	Margin to -0.15 mm Conn. Spec.				
Nominal connector	1.5				
Worst case remaining	ng sweep/contact (mi	m)		0.97	

Notes:

- 1. Positive values mean no PCB warpage but less sweep. Negative values can result in PCB warpage.
- 2. The mating connector height tolerance comes from the Molex connector specification.
- 3. The connector contact sweep range can be found on the Molex website in the Mirror Mezz area.
- The module bottom plate height/tolerance can be found in the Jetson Thor Data Sheet.

2.5 mm height - 5.00+/-0.15 mm board to board spacing case

For this case, a standoff height of 1.2 mm is used. This is based on a standoff with ±0.13 mm height tolerance. The tolerance for the bottom plate is ±0.1 mm and ±0.1 mm for the solder balls between the bottom plate and the module PCB. The following table shows example calculations using the connector board spacing, module bottom plate height, and example standoff height with tolerances mentioned.

Table 3-2. Standoff Height Calculations for 2.5 mm Height Connector Case

Board to Board Spacing (mm)	Bottom Plate Height (mm)	Board to Bottom Plate Gap (mm)	Standoff Height (mm)	Space Beyond Ideal Mating Spec. (mm)
5	3.8	1.2	1.07	-0.13
5	3.8	1.2	1.33	0.13
5	4.2	0.8	1.07	0.27
5	4.2	0.8	1.33	0.53
Margin to -0.15mm C	0.02			
Nominal connector s	1.5			
Worst case remaining	g sweep/contact (mm)			0.97

Notes:

- 1. Positive values mean no PCB warpage but less sweep. Negative values can result in PCB warpage.
- 2. See additional notes in the "Notes" section of Table 3-1.

Module Installation and Removal 3.4

To install the Jetson Thor correctly, follow the sequence and mounting hardware instructions below:


- 1. Connectors should be parallel with respect to each other during mating.
- 2. Use a smooth motion during mating (no mechanical shock, knocking, hammering).
- 3. The top and bottom PCB are to be bolted to enhance reliability.
- 4. Secure with M3 screws (4x) from the top of the module. Torque the screws to 4.5 in-

If a fixture is used to do the mating, then that fixture should hold the mating connectors parallel to within ± 2 degrees. Also, the fixture should allow the connectors to become parallel as the mating process progresses.

To remove the Jetson Thor correctly, follow the sequence and mounting hardware instructions below:

- 1. The PCB design needs to have enough finger reachability and space required to hold the board for un-mating.
- 2. Remove mounting screws (4x) from the top of the module.
- 3. Rock the top board a few times, no more than ± 3 degrees, to gradually disengage the connectors.

Module Removal Figure 3-5.



Chapter 4. Reference Design **Considerations**

The Jetson Thor Developer Kit Carrier Board Reference design files are provided as a reference design. This chapter provides the necessary details for designers to replicate certain features if desired. In addition, aspects of the design that are specific to the NVIDIA developer kit usage, but not useful or supported on a custom carrier board, are identified.

Most of the features implemented on the Jetson Thor Developer Kit can be duplicated by copying the connections from the Jetson Thor Carrier Board Reference Design Files. These listed features have aspects that would require additional information.

- > Button Power MCU: The developer kit carrier board implements a button power MCU (EFM8SB10F2G – U79). This device is programmed with firmware that is available on the Jetson Download Center. The posting is titled NVIDIA Jetson Carrier Board Power Button Supervisor Firmware. The connections used on the reference design must be followed exactly and the firmware provided must be used to ensure correct functionality.
- > USB Type-C[®] (USB-C[®]) PD Controller: Designs that intend to follow the NVIDIA carrier board design and include the USB-C PD Controller (CYPD8225 - U237) must replicate the circuitry on the latest carrier board exactly. The firmware binary is used to program the Cypress CYPD8225 controller and is available on the Jetson Download Center. The posting is titled Cypress Firmware Binary for USB Type-C PD controller (CYPD8225). The customer should get the flashing instructions from Cypress. No support or source code is provided for this firmware. If modifications or source code is required, contact Cypress directly for support. This firmware binary is released under the L4T firmware EULA.
- > Power Monitoring: There is a power monitoring IC (INA238 U280) that monitors the input power to trigger throttling when the power consumption exceeds the power supply capacity.

The following list is the Jetson Thor Developer Kit carrier board features that should not be copied as they are not required or useful for a custom carrier board design. They will not be supported by NVIDIA.

- > The ID EEPROM (AT24C02D U501) is a feature that is used for NVIDIA internal purposes, but not useful on a custom design. A similar function may be desired for a custom design, but the NVIDIA software will not interact with these devices and the I2C address used by the developer kit carrier board ID EEPROM on the I2C1 interface (7'h56) should be avoided.
- > Debug MCU (ATSAMD21G16B-AU U136), circuit, and associated USB connector (J90): These features are used at NVIDIA for internal debugging and development purposes. These are not required, and support will not be provided if implemented. Designers have the option to implement something similar on their custom carrier boards but should develop their own circuit to meet their needs.

Chapter 5. Power

This chapter describes the power specifications for the Jetson Thor.



Caution: The Jetson Thor module is not hot-pluggable. Before installing or removing the module, the main power supplies (SYS_VIN_SV , SYS_VIN_HV and SYS_VIN_MV) must be disconnected and the power rails allowed to discharge to <0.6V.


Power and System Pin Descriptions Table 5-1.

Pin#	Module Pin Name	Usage/Description	Direction	Pin Type
See note	SYS_VIN_HV	System Voltage Input - High	Input	Power: 7V to 20V
below	SYS_VIN_MV	System Voltage Input - Medium	Input	Power: 5.0V
L53	SYS_VIN_SV	Safety Logics Voltage Input : Must be tied to 3.3V. See power sequencing for timing.	Input	Power: 3.3V
D37	PMIC_BBATT	Real-Time Clock: Optionally used to provide back- up power for RTC in the Power Sequencer. Connects to Lithium Cell or similar power source, which provides power to RTC when the system is disconnected from power. Rechargeable cells or super capacitors are not supported.	Input	Power: 1.85V to 5.5V
L60	SYS_RESET_N	System Reset: Asserted by power sequencer in the module during power-on. Can be asserted by the carrier board to reset the SoC, Boot devices, etc., but not the power sequencer. A $10k\Omega$ pull-up to $1.8V$ is on the module.	Bidir	Open Drain, 1.8V
L55	VDDIN_PWR_BAD_N	VDD_IN Power Bad : Carrier board asserts low when SYS_VIN_HV and SYS_VIN_MV are not valid. Carrier board should stop asserting this signal and allow the signal to be pulled high by the internal pull-up on the module when SYS_VIN_HV and SYS_VIN_MV are stable and have reached required voltage levels. This prevents the SoC from powering up until the main input supply voltages are stable. A $10k\Omega$ pull-up to 5V is on the module.	Input	Open-drain, 5.0V

Pin#	Module Pin Name	Usage/Description	Direction	Pin Type
L54	MODULE_ POWER_ON	Module Power On: Signal asserted to the module to start power-on sequence. This signal should be driven low by the carrier board initially and then driven high when the module is to be powered on.	Input	CMOS, 5.0V
L62	CARRIER_ POWER_ON	Carrier Power On: Asserted by the module when module power up sequence is complete. This signal high indicates that it is safe for the carrier board to power up.		Open-drain, 3.3V
		A 10kΩ pull-up to 3.3V is on module.		
L61	POWER_BTN_N	Power Button: Can be configured by software to be used to power system off or enter and exit sleep mode (SC7). Level shifter between module pin (3.3V) and SoC pin (1.8V) on module.	Bidir	Open-drain, 3.3V
L58	PERIPHERAL_ RESET_N	Peripheral Reset : Driven from carrier board and AND'd with SYS_RESET_N to drive the Thor SF_SYS_RST_N pin. When PERIPHERAL_RESET_N is asserted, the SoC and QSPI are reset (not Power Sequencer).	Input	CMOS - 1.8V
		A 10kΩ pull-up to 1.8V is on the module.		
L10	FORCE_ RECOVERY_N	Force Recovery strap pin: Held low when SYS_RESET_N goes inactive (power-on or reset button press) to enter force recovery mode.	Input	CMOS – 1.8V
J60	MODULE_SLEEP_N	Sleep Acknowledge: Indicates module is in sleep mode (SC7 state).	Output	CMOS - 1.8V
L56	THERM_ALERT_N	Thermal Alert : Thermal alert assertion. System needs to actively cool down the module once the signal is asserted low.	Output	Open-drain, 3.3V
A61	SYSTEM_OC_N	System Over-current Thermal warning: Optionally, the signal can be asserted by external events (e.g., low battery) to trigger hardware clock throttling.	Input	CMOS, 1.8V
L52	MODULE_SHDN_N	Module Shutdown indicator: Used to inform carrier board that a shutdown request has occurred onmodule (thermal shutdown).	Output	CMOS – 1.8V
	DDOUTO	A $10k\Omega$ pull-up to $1.8V$ is on the module.		
A3	PRSNTO	Present 0 : Tied with PRSNT1 on module. Used to detect when the module is connected to the carrier board. Can be used to keep the carrier board from powering the module until the module is installed fully in the carrier board. Tied to GND on the carrier board if implemented to match reference design.	N/A	N/A
L63	PRSNT1	Present 1 : Tied to one side of the power button on the carrier board. Refer to the Jetson Thor Carrier Board Reference Design files for the detailed connection.		
K40	MID0	Module ID #0	Not connected	N/A

Pin#	Module Pin Name	Usage/Description	Direction	Pin Type	
H40	MID1	Module ID #1	Tied to GND	N/A	
Note: Refer to the Jetson_Thor_Series_Pin_Descriptions in the attachment.					

Figure 5-1. **Power Block Diagram**



5.1 Power Sequencing

Power-On Sequence 5.1.1

The basic power-ON sequencing requirements is as follows:

- > The main power source for the system is applied. The SYS_VIN_SV, SYS_VIN_HV, and SYS_VIN_MV are derived from this power source. SYS_VIN_SV must be powered up first or it may have remained powered from the previous power cycle. Optionally, SYS_VIN_SV, SYS_VIN_HV, and SYS_VIN_MV supplies can be gated and only enabled to the module when a signal (such as VIN_PWR_ON) is enabled. This can help avoid damage if the module is inserted when main power is on.
- > VDDIN_PWR_BAD_N will stay active (low) until SYS_VIN_HV is valid (and not gated).
- > MODULE_POWER_ON can be set active (high) once VDDIN_PWR_BAD_N is inactive (hiah).
- > As the module powers on, one of the last supplies is the 3.3V supply. CARRIER_POWER_ON is pulled up to the powergood pin of the 3.3V supply on the module. Once this signal is active (high), the carrier board supplies associated with the module (1.8V, 3.3V) can power on.
- > SYS_RESET_N is driven by the power sequencer on the module during power-on. It does not need to be controlled by the carrier board. If the carrier board supplies required for powering on require additional time, the PERIPHERAL_RESET_N signal can be held low. This will keep the SoC and other boot devices in reset.




Figure 5-2. Power-On Sequence (Power Button Case)



Notes:

- 1. PERIPHERAL_RESET_N is optionally kept High during the power-up sequence. If Carrier Board Power is not up yet by the time SYS_RESET_N is de-asserted, PERIPHERAL_RESET_N must be held Low until the carrier board is ready to bring Thor out of RESET.
- 2. MODULE_POWER_ON must be driven low by the carrier board initially before driving it high to power on the module during the power-on sequence.

5.1.2 Power Down Sequence by Power Button **Press**

- 1. MODULE_SHDN_N and VDDIN_PWR_BAD_N do not play a role in this power down sequence; they drain with the MV rail going down at the end.
- 2. User presses a button that causes MODULE_POWER_ON to go low. If a button MCU is being used, the user holds the Power Button for X-amount of time (see the 5.3.2 Power Button Supervisor MCU section).
- 3. The power sequencer on the module starts the power down sequence from the moment MODULE_POWER_ON goes low.




Figure 5-3. Power Down Sequence - Button Press Shutdown Case



Notes:

- 1. Once CARRIER_POWER_ON is de-asserted by the module, backdrive into Thor I/O from the carrier board must be eliminated by this point.
- 2. VDD_3V3 and VDD_1V8 on the carrier board should be discharged earlier than the module power. Refer to section 5.4 Power Discharge for discharging.
- 3. SYS_VIN_MV must go below 100 mV before the system can be powered on again. Any undefined low voltage is considered as OV.

5.1.3 Power Down Sequence by Software Shutdown

- 1. MODULE_SHDN_N and VDDIN_PWR_BAD_N do not play a role in this power down sequence.
- 2. SYS_RESET_N is the first signal to assert low.
- 3. MODULE_POWER_ON signal should go low after CARRIER_POWER_ON goes low. With the button MCU solution used on the reference design, MODULE_POWER_ON will go low after a propagation delay/MCU response time as CARRIER_POWER_ON notifies the Button MCU to go to shutdown state.




Figure 5-4. Power Down Sequence - User Initiated - SW Shutdown Case




Notes (see Figure 5-4):

- 1. Once CARRIER_POWER_ON is de-asserted by the module, backdrive into Thor I/O from the carrier board must be eliminated by this point.
- 2. VDD_3V3 and VDD_1V8 on the carrier board should be discharged earlier than the module power. Refer to 5.4 Power Discharge for discharging.
- 3. SYS_VIN_MV must go below 100 mV before the system can be powered on again. Any undefined low voltage is considered as OV.

5.1.4 Power Down Sequence by an Event

MODULE SHDN N and VDDIN PWR BAD N signals are essentially all tied together.

- > MODULE_SHDN_N is a signal to the carrier board indicating the module is shutting down, primarily due to a thermal event.
- > VDDIN_PWR_BAD_N is a signal from the carrier board. If the monitored voltage drops below a threshold, this signal is pulled low, initiating a shutdown. It should connect to a circuit on the carrier board that also pulls MODULE_POWER_ON low, ensuring both the module and carrier board recognize the shutdown state). This is implemented in the Power Button MCU circuit in the reference design.



Power Down Sequence - Shutdown Due to an Event Case Figure 5-5.



Notes (see Figure 5-4):

- 1. Once CARRIER_POWER_ON is de-asserted by the module, backdrive into Thor I/O from the carrier board must be eliminated by this point.
- 2. VDD_3V3 and VDD_1V8 on the carrier board should be discharged earlier than the module power. Refer to section 5.4 Power Discharge for discharging.
- 3. SYS_VIN_MV must go below 100 mV before the system can be powered on again. Any undefined low voltage is considered as OV.
- 4. If the main power rails (SYS_VIN_HV/MV) are not powered off, it is possible for the system to power on again depending on the state of the signals. If the system was powered down due to a shutdown condition that is cleared, the system may power back on. Unless this is desired, a means of keeping the module powered off should be provided. One way is to latch the state of CARRIER_POWER_ON when it goes from high to low (module powered off) and using this to keep MODULE_POWER_ON inactive (low).

5.2 SYS_VIN_HV Input


The Jetson Thor Developer Kit carrier board allows the main system power to be supplied either by one of the USB Type-C connectors or a Microfit connector. The details for implementing USB-C for power can be found in the Jetson Thor Carrier Board Reference Design Files. If a design only requires a simple Microfit connector, the circuit in Figure 5-5 can be used.



Note: Designs that intend to follow the NVIDIA carrier board design and include the USB-C PD Controller (CYPD8225 - U237) must replicate the circuitry on the latest Jetson Thor Carrier Board exactly. NVIDIA will provide the binary and the customer should get the flashing instructions from Cypress. Make sure the system gets more than 45W during flashing.

The example shown in Figure 5-5 shows the main system power being supplied to the carrier board by a Microfit connector. This circuit is a simplified example based on the carrier board reference design.

Simplified Microfit Connector Connections Figure 5-6.





Note: Designs with a single MOSFET should select a part that DOES NOT limit reverse current.

53 Power-On

This section provides examples for powering on the Jetson Thor.

- > Auto Power-ON requirements
- Power button supervisor MCU circuit

5.3.1 Auto Power-on

If the system does not require a power button or equivalent, and should power on when the main power source is connected, the following requirements should be met:

- > SYS_VIN_SV, SYS_VIN_HV, and SYS_VIN_MV should be powered on. SYS_VIN_SV must be powered up first or it may have remained powered from the previous power cycle. These can be optionally gated and a signal used to enable them when the module is detected mounted correctly using PRSNT[1:0].
- > VDDIN_PWR_BAD_N should be de-asserted (high) once the SYS_VIN_HV and **SYS_VIN_MV** supplies are enabled and stable.
- > MODULE_POWER_ON should be asserted (high)



Note: The design should de-assert (low) MODULE_POWER_ON if VDDIN_PWR_BAD_N is asserted (low), CARRIER_POWER_ON is de-asserted (low), or MODULE_SHDN_N is asserted (low).

5.3.2 Power Button Supervisor MCU Circuit

The Jetson Thor Developer Kit carrier board implements a power button supervisor (or Button MCU for short). This supervisor is a low power device meant to intercept pushbutton (momentary) switches to control ON or Enable signals to the module Power Sequencer and main processor. This supervisor is always powered and allows close to complete system Power-OFF while providing proper timing for ON and OFF signals to the system. The selected Button MCU to perform this function is the EFM8SB10F2G-QFN20 from Silicon Labs.



Note: Designs that intend to follow the NVIDIA carrier board design and include the EFM8SB10F2G-QFN20 MPU for Button Power Button control need to replicate the circuitry on the latest Jetson Thor Carrier Board. NVIDIA will provide the binary and the customer should get the flashing instructions from Silicon Labs.


Table 5-2. **Power Button Supervisor Control Signals**

Signal Name	Associated Module Pin #	I/O Type	Trigger Level	Drive Mode	Description	MCU Pin
BUTTON_POWER_ ON_N		Input (debounced)	Level	OD (HiZ)	Power Button	P0.0
EFM8_ACOK		Input (debounced)	Edge	OD (HiZ)	Determine when power is supplied	P0.6
CARRIER_POWER_ ON	L62	Input	Level	OD (HiZ)	Closed loop on power output	P0.7
SYS_RESET_N	L60	Input	Edge	OD (HiZ)	Monitor / Power Good mask	P1.1

Signal Name	Associated Module Pin #	I/O Type	Trigger Level	Drive Mode	Description	MCU Pin
MODULE_SHDN_N	L52	Input	Level	OD (HiZ)	Triggers shutdown sequence	P1.0
BRD_SEL		Input		OD (HiZ)	Strap pin for board selection	P1.2
VIN_PWR_ON		Output		PP	Enable power to module	P1.3
MODULE_POWER_ ON	L54	Output		PP	Enable input to PMIC	P1.5
POWER_BTN_DEB_ N	L61	Output		OD	Buffered output of power button signal	P1.6

Note: OD = Open-drain. PP = Push-pull.

Figure 5-7. Power-On Button Circuit



Notes:

- 1. Refer to the carrier board reference design for the latest connection details including different sources for ACOK.
- 2. Optional use of Present pins on module to ensure the power button will only initiate power-on if the module is mounted correctly. The PRSNT[1:0] pins are on opposing corners of the module connector.

5.3.2.1 **Defined Behaviors**

For all actions triggered by BUTTON_POWER_ON* or ACOK, there will be a de-bounce time before triggering any output signal. The minimum I/O delay for these signals is therefore the de-bounce time. De-bounce time is 20 ms. If both signals are triggered within the 20 ms de-bounce time started by the first detected signal, then the de-bounce time for the subsequent signals might extend up to 25 ms.

Figure 5-8.

Note: The time values in the following timing diagrams have an accuracy of ± 10%.

5.3.2.2 Power-OFF -> Power-ON (Power Button Case)

Power button press use case: User presses the power button briefly, and the Button MCU sends the power enable signals to the module (VIN_PWR_ON) and to the Power Sequencer on the module (MODULE_POWER_ON). The signal representing the power button to the Jetson Thor (POWER_BTN_N), will have the same (brief) duration of the power button input to the Button MCU. Once the power button is pressed, the power OK input (ACOK) is ignored, as the power-ON sequence is already initiated by the power button.

If power-ON is successful, FORCE_SHUTDOWN_N goes high as well as CARRIER_POWER_ON.

Power-OFF to On Sequence Power Button Case






Table 5-3. Power-OFF to On Timing Power Button Case

Timing	Parameter	Min	Typical	Units
T_ON	BUTTON_POWER_ON*	20		ms
T_PB_OUT	Delay from BUTTON_POWER_ON to POWER_BTN_N		20	ms
T_VPWR_ON	Delay to first rail ON		0	ms

Timing	Parameter	Min	Typical	Units
T_SV	Time delay required after SYS_VIN_SV is up and stable before SYS_VIN_MV and SYS_VIN_HV begin to power up.	20		ms
T_MPO	MODULE_POWER_ON (module PMIC enable) delay from power VIN_PWR_ON rising edge		80	ms
T_CPO	Maximum allocated delay to CARRIER_POWER_ON assertion		100	ms

Power-OFF -> Power-ON (Auto-Power-On Case) 5.3.2.3

When the user connects the main power source, the Button MCU sends the power enable signals to the module (VIN_PWR_ON) and enables MODULE_POWER_ON. This is accomplished by having the ACOK signal driven high instead of pulled to GND.

The signal representing the power button to the Jetson Thor (POWER_BTN_N) will continue following the power button (BUTTON_POWER_ON*) behavior. However, once the power-ON sequence is initiated by the connection of the main power source, and ACOK is driven high (by push-pull driver powered from 3V3_AO), the power button signals will not affect the Button MCU behavior until the PWR_GOOD signal verification is complete.

Figure 5-9. Power-OFF to On Sequence Auto Power-On Case




Table 5-4. Power-OFF to On Timing Auto Power-On Case

Timing	Parameter	Typical	Units
T_VPWR_ON_AC	Delay from ACOK detected high with main power source applied to first rail ON (de-bounce only)	20	ms
T_SV	Time delay required after SYS_VIN_SV is up and stable before SYS_VIN_HV and SYS_VIN_MV begin to power up	20 (min)	ms
T_MPO_AC	MODULE_POWER_ON active delay from VIN_PWR_ON rising edge	80	ms
T_CPO_AC	Maximum allocated delay to CARRIER_POWER_ON active	100	ms

5.3.2.4 Power-ON -> Power-OFF (Power Button Held Low > 10 Seconds)

With the system in power-ON state, the user holds the power button for more than 10 seconds. The same button signal is relayed to the Jetson Thor through the buffered signal POWER_BTN_N. The system is forced to shut down at the 10 second mark. ACOK is ignored as the sequence is initiated by the power button.

Figure 5-10. Power-ON to OFF Power Button Held Low > 10 Seconds





Table 5-5. Power-ON to OFF Timing Power Button Held Low > 10 Seconds

Timing	Parameter	Typical	Units
T_ON	Power button active duration for forced OFF (T_PWR_ON + T_MPO_ON + T_CPO + T_MPO_OFF1)	> 10	S
T_VPWR_ON	Delay to first rail ON (de-bounce only)	20	ms
T_MPO_OFF1	Wait time to force MODULE_POWER_ON OFF	10	S
T_MPO	Enable delay from VIN_PWR_ON rising edge	80	ms
T_CPO	Maximum allocated delay to detect CARRIER_POWER_ON	100	ms
T_VPWR_OFF1	Delay to first rail OFF	10	ms

5.4 Power Discharge

To meet the power down requirements, discharge circuitry may be required. Figure 5-10 shows an example of a simplified discharge circuit. The **DISCHARGE** signal is generated, based on a transition of the CARRIER_POWER_ON signal or the removal of the main supply (VDD_SRC). When DISCHARGE is asserted, the various carrier board rails that need to be discharged are pulled to GND.

Figure 5-11. Power Discharge




Note: The resistor values in the discharge circuit for each rail should be tuned to bring the rail down in the proper timeframe.

5.5 Power Loss Detection

The circuit in Figure 5-11 is implemented on the Jetson Thor carrier board to detect a loss or unacceptable droop on the main power input (VCC_SRC).

VIN Loss Detection Circuit Figure 5-12.



5.6 Deep Sleep or SC7

Jetson Thor supports a low power state called Deep Sleep or SC7. This can be entered under software control, and exited using various mechanisms, including wake capable pins that are listed in the pin mux. More details related to SC7 can be found in the module data sheet and developer guide.

Chapter 6. General Routing Guidelines

6.1 Signal Name Conventions

The following conventions are used in describing the signals for Jetson Thor:

- Signal names use a mnemonic to represent the function of the signal. For example, Serial Peripheral Interface Chip Select signal is represented as SPI_CS, with a different font to distinguish it from other text. All active low signals are identified by an underscore followed by capital N (N) after the signal name. For example, SYS_RESET_N indicates an active low signal. Active high signals do not have the underscore-N (N) after the signal names. For example, CARRIER_POWER_ON indicates an active high signal. Differential signals are identified as a pair with the same names that end with _P and _N, just P and N or + and - (for positive and negative, respectively). For example, USB1_P and USB1_N indicate a differential signal pair.
- > I/O Type: The signal I/O type is represented as a code to indicate the operational characteristics of the signal.

The following table lists the I/O codes used in the signal description tables.

Table 6-1. Signal Type Codes

Code	Definition	
А	Analog	
DIFF I/O	Bidirectional Differential Input/Output	
DIFF IN	Differential Input	
DIFF OUT	Differential Output	
I/O	Bidirectional Input/Output	
I	Input	
0	Output	
OD	Open Drain Output	
I/OD	Bidirectional Input / Open Drain Output	
Р	Power	

6.2 Routing Guideline Format

The routing guidelines have the following format to specify how a signal should be routed.

- > Breakout traces are traces routed from a BGA or other pin array, either to a point beyond the array, or to another layer where full normal spacing guidelines can be met. Breakout trace delay is limited to 12.5 mm unless otherwise specified.
- After breakout, signals should be routed according to specified impedance for differential, single-ended, or both (for example: HDMI). Trace spacing to other signals also specified.
- Follow maximum and minimum trace delays where specified. Trace delays are typically shown in mm or in terms of signal delay in pico-seconds (ps) or both.
 - For differential signals, trace spacing to other signals must be larger of specified × dielectric height or inter-pair spacing.
 - Spacing to other signals or pairs cannot be smaller than spacing between complementary signals (intra-pair).
 - Total trace delay depends on signal velocity, which is different between outer (microstrip) and inner (stripline) layers of a PCB.

6.3 Signal Routing Conventions

Throughout this design guide, the following signal routing conventions are used:

SE Impedance (/ Diff Impedance) at x Dielectric Height Spacing

> Single-ended (SE) impedance of trace (along with differential impedance for diff pairs) is achieved by spacing requirement. Spacing requirements are specified as a multiple of dielectric height. Dielectric height is typically different for microstrip and stripline.



Note: Trace spacing requirement applies to SE traces or differential pairs to other SE traces or differential pairs. It does not apply to traces making up a differential pair. For this case, spacing/trace widths are chosen to meet differential impedance requirement.

64 **Routing Guidelines**

Pay close attention when routing high-speed interfaces, such as HDMI, DP, USB 3.2, MGBE, PCIe, or CSI. Each of these interfaces has strict routing rules for the trace impedance, width, spacing, total delay, and delay or flight time matching. The following guidelines provide an overview of the routing guidelines and notations used in this design guide.

Controlled Impedance

Each interface has different trace impedance requirements and spacing to other traces. It is up to the designer to calculate trace width and spacing required to

achieve specified single-ended (SE) and differential (Diff) impedances. Unless otherwise noted, trace impedance values are ±15%.

Max Trace Lengths and Delays

Trace lengths and delays should include main PCB routing and any additional routing on a flex or secondary PCB segment connected to main PCB. The maximum length or delay should be from the Jetson Thor to the actual connector (i.e., USB, HDMI and so on) or device (i.e., onboard USB device, Display driver IC, camera imager IC, and so on).

Trace Delay or Flight Time Matching

Signal flight time is the time it takes for a signal to propagate from one end (driver) to the other end (receiver). One way to get the same flight time for a signal within a signal group is to match trace lengths or delays within the specified delay in the signal group.

- Total trace delay = Carrier PCB trace delay only. Do not exceed maximum trace delay specified.
- It is recommended to match trace delays based on flight time of signals. For example, outer-layer signal velocity could be 5.9 ps/mm and inner-layer 6.9 ps/mm. If one signal is routed 250 mm on the outer layer and second signal is routed 250 mm in the inner layer, the difference in flight time between two signals will be 250 ps! That is a big difference if required matching is 15 ps (trace delay matching). To fix this, inner trace needs to be 36 mm shorter or outer trace needs to be 42 mm longer.
- In this design guide, terms such as intra-pair and inter-pair are used when describing differential pair delay. Intra-pair refers to matching traces within differential pair (for example, true to complement trace matching). Inter-pair matching refers to matching differential pairs average delays to other differential pairs average delays. For CSI CPHY, Intra-trio and inter-trio describe relative trio delays. Intra-trio refers to matching traces within the CPHY trios. Inter-trio matching refers to matching trio average delays to other trio average delays.

General PCB Routing Guidelines 6.5

For GSSG stack-up to minimize crosstalk, signals should be routed in such a way that they are not on top of each other in two routing layers, as shown in the following figure.

Signal Routing Example Figure 6-1.



Do not route other signals or power traces and areas directly under or over critical highspeed interface signals.



Note: The requirements detailed in the interface signal routing requirements tables must be met for all interfaces implemented or proper operation cannot be guaranteed.

Chapter 7. USB, PCIe, and MGBE

The Jetson Thor facilitates multiple high-speed interfaces to be brought out on the module in different configurations. The tables in this chapter show basic generic usage and descriptions of the UPHY lanes.

Table 7-1. SoC UPHYO Data Lane Pin Descriptions (USB 3.2 and PCIe)

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Tyne
C35	UPHY_RXO_N	HS_UPHYO_LO_RX_N	UPHY block 0, Receive Lane 0	Input	UPHY Diff Pair
C34	UPHY_RXO_P	HS_UPHY0_L0_RX_P		Input	UPHY Diff Pair
A23	UPHY_RX1_N	HS_UPHY0_L1_RX_N	UPHY block 0, Receive Lane 1	Input	UPHY Diff Pair
A22	UPHY_RX1_P	HS_UPHY0_L1_RX_P		Input	UPHY Diff Pair
C22	UPHY_RX2_N	HS_UPHY0_L2_RX_N	UPHY block 0, Receive Lane 2	Input	UPHY Diff Pair
C23	UPHY_RX2_P	HS_UPHY0_L2_RX_P	_	Input	UPHY Diff Pair
B32	UPHY_RX3_N	HS_UPHY0_L3_RX_N	UPHY block 0, Receive Lane 3	Input	UPHY Diff Pair
B33	UPHY_RX3_P	HS_UPHY0_L3_RX_P	_	Input	UPHY Diff Pair
B20	UPHY_RX4_N	HS_UPHY0_L4_RX_N	UPHY block 0, Receive Lane 4	Input	UPHY Diff Pair
B21	UPHY_RX4_P	HS_UPHY0_L4_RX_P		Input	UPHY Diff Pair
D21	UPHY_RX5_N	HS_UPHY0_L5_RX_N	UPHY block 0, Receive Lane 5	Input	UPHY Diff Pair
D20	UPHY_RX5_P	HS_UPHY0_L5_RX_P		Input	UPHY Diff Pair
B13	UPHY_RX6_N	HS_UPHY0_L6_RX_N	UPHY block 0, Receive Lane 6	Input	UPHY Diff Pair
B12	UPHY_RX6_P	HS_UPHY0_L6_RX_P		Input	UPHY Diff Pair
D13	UPHY_RX7_N	HS_UPHY0_L7_RX_N	UPHY block 0, Receive Lane 7	Input	UPHY Diff Pair
D12	UPHY_RX7_P	HS_UPHY0_L7_RX_P		Input	UPHY Diff Pair
K33	UPHY_TX0_N	HS_UPHY0_L0_TX_N	UPHY block 0, Transmit Lane 0	Output	UPHY Diff Pair
K32	UPHY_TX0_P	HS_UPHY0_L0_TX_P		Output	UPHY Diff Pair
J23	UPHY_TX1_N	HS_UPHY0_L1_TX_N	UPHY block 0, Transmit Lane 1	Output	UPHY Diff Pair
J22	UPHY_TX1_P	HS_UPHY0_L1_TX_P		Output	UPHY Diff Pair
G22	UPHY_TX2_N	HS_UPHY0_L2_TX_N	UPHY block 0, Transmit Lane 2	Output	UPHY Diff Pair
G23	UPHY_TX2_P	HS_UPHY0_L2_TX_P		Output	UPHY Diff Pair
G34	UPHY_TX3_N	HS_UPHY0_L3_TX_N	UPHY block 0, Transmit Lane 3	Output	UPHY Diff Pair
G35	UPHY_TX3_P	HS_UPHY0_L3_TX_P		Output	UPHY Diff Pair
K20	UPHY_TX4_N	HS_UPHY0_L4_TX_N	UPHY block 0, Transmit Lane 4	Output	UPHY Diff Pair
K21	UPHY_TX4_P	HS_UPHY0_L4_TX_P		Output	UPHY Diff Pair
H21	UPHY_TX5_N	HS_UPHY0_L5_TX_N	UPHY block 0, Transmit Lane 5	Output	UPHY Diff Pair
H20	UPHY_TX5_P	HS_UPHY0_L5_TX_P		Output	UPHY Diff Pair
K12	UPHY_TX6_N	HS_UPHY0_L6_TX_N	UPHY block 0, Transmit Lane 6	Output	UPHY Diff Pair
K13	UPHY_TX6_P	HS_UPHY0_L6_TX_P		Output	UPHY Diff Pair
H13	UPHY_TX7_N	HS_UPHY0_L7_TX_N	UPHY block 0, Transmit Lane 7	Output	UPHY Diff Pair

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
H12	UPHY_TX7_P	HS_UPHY0_L7_TX_P		Output	UPHY Diff Pair

Notes:

In the Direction column, Output is from the Jetson Thor; Input is to the Jetson Thor. Bidir is for Bidirectional signals.

AC coupling capacitors are required for PCIe TX signals from both the Thor SoC and the connected PCIe device. If the connected PCIe device is on the other side of a connector, the AC capacitors should be located on the same side of the connector as the PCle device.

Table 7-2. SoC UPHY1 Data Lane Pin Descriptions (PCIe and MGBE (XFI))

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
D25	UPHY_RX8_N	HS_UPHY1_LO_RX_N	UPHY block 1, Receive Lane 0	Input	UPHY Diff Pair
D24	UPHY_RX8_P	HS_UPHY1_LO_RX_P		Input	UPHY Diff Pair
B24	UPHY_RX9_N	HS_UPHY1_L1_RX_N	UPHY block 1, Receive Lane 1	Input	UPHY Diff Pair
B25	UPHY_RX9_P	HS_UPHY1_L1_RX_P		Input	UPHY Diff Pair
C26	UPHY_RX10_N	HS_UPHY1_L2_RX_N	UPHY block 1, Receive Lane 2	Input	UPHY Diff Pair
C27	UPHY_RX10_P	HS_UPHY1_L2_RX_P		Input	UPHY Diff Pair
A27	UPHY_RX11_N	HS_UPHY1_L3_RX_N	UPHY block 1, Receive Lane 3	Input	UPHY Diff Pair
A26	UPHY_RX11_P	HS_UPHY1_L3_RX_P		Input	UPHY Diff Pair
D29	UPHY_RX12_N	HS_UPHY1_L4_RX_N	UPHY block 1, Receive Lane 4	Input	UPHY Diff Pair
D28	UPHY_RX12_P	HS_UPHY1_L4_RX_P		Input	UPHY Diff Pair
B28	UPHY_RX13_N	HS_UPHY1_L5_RX_N	UPHY block 1, Receive Lane 5	Input	UPHY Diff Pair
B29	UPHY_RX13_P	HS_UPHY1_L5_RX_P		Input	UPHY Diff Pair
C30	UPHY_RX14_N	HS_UPHY1_L6_RX_N	UPHY block 1, Receive Lane 6	Input	UPHY Diff Pair
C31	UPHY_RX14_P	HS_UPHY1_L6_RX_P		Input	UPHY Diff Pair
A31	UPHY_RX15_N	HS_UPHY1_L7_RX_N	UPHY block 1, Receive Lane 7	Input	UPHY Diff Pair
A30	UPHY_RX15_P	HS_UPHY1_L7_RX_P		Input	UPHY Diff Pair
H25	UPHY_TX8_N	HS_UPHY1_LO_TX_N	UPHY block 1, Transmit Lane 0	Output	UPHY Diff Pair
H24	UPHY_TX8_P	HS_UPHY1_L0_TX_P		Output	UPHY Diff Pair
K24	UPHY_TX9_N	HS_UPHY1_L1_TX_N	UPHY block 1, Transmit Lane 1	Output	UPHY Diff Pair
K25	UPHY_TX9_P	HS_UPHY1_L1_TX_P		Output	UPHY Diff Pair
G26	UPHY_TX10_N	HS_UPHY1_L2_TX_N	UPHY block 1, Transmit Lane 2	Output	UPHY Diff Pair
G27	UPHY_TX10_P	HS_UPHY1_L2_TX_P		Output	UPHY Diff Pair
J27	UPHY_TX11_N	HS_UPHY1_L3_TX_N	UPHY block 1, Transmit Lane 3	Output	UPHY Diff Pair
J26	UPHY_TX11_P	HS_UPHY1_L3_TX_P		Output	UPHY Diff Pair
H29	UPHY_TX12_N	HS_UPHY1_L4_TX_N	UPHY block 1, Transmit Lane 4	Output	UPHY Diff Pair
H28	UPHY_TX12_P	HS_UPHY1_L4_TX_P		Output	UPHY Diff Pair
K28	UPHY_TX13_N	HS_UPHY1_L5_TX_N	UPHY block 1, Transmit Lane 5	Output	UPHY Diff Pair
K29	UPHY_TX13_P	HS_UPHY1_L5_TX_P		Output	UPHY Diff Pair
G30	UPHY_TX14_N	HS_UPHY1_L6_TX_N	UPHY block 1, Transmit Lane 6	Output	UPHY Diff Pair
G31	UPHY_TX14_P	HS_UPHY1_L6_TX_P		Output	UPHY Diff Pair
J31	UPHY_TX15_N	HS_UPHY1_L7_TX_N	UPHY block 1, Transmit Lane 7	Output	UPHY Diff Pair
J30	UPHY_TX15_P	HS_UPHY1_L7_TX_P		Output	UPHY Diff Pair

Notes:

In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.

AC coupling capacitors are required for PCIe TX signals from both the Thor SoC and the connected PCIe device. If the connected PCIe device is on the other side of a connector, the AC capacitors should be located on the same side of the connector as the PCIe device.

The following tables show the supported UPHY mapping for the UPHY blocks [1:0]. The mapping tables indicate which lanes of each UPHY block can be assigned for USB, PCIe, or MGBE. Only one of the supported configurations per UPHY block can be used in a design. Each UPHY block is programmed independently. It is not required to select the same configuration on all two UPHY blocks.

Table 7-3. **UPHYO Mapping Options (USB and PCIe)**

Module Pin Names	UPHY0 Lanes	Jetson Thor Functions	
		Configuration #1	Configuration #2
UPHY_RXO/TX0	Lane 0	USB 3	3.2 (P0)
UPHY_RX1/TX1	Lane 1	USB 3	3.2 (P1)
UPHY_RX2/TX2	Lane 2	USB 3.2 (P2)	
UPHY_RX3/TX3	Lane 3	PCIe x1 (C1), RP	
UPHY_RX4/TX4	Lane 4	PCle x1 (C2), RP or EP	
UPHY_RX5/TX5	Lane 5	Reserved	
UPHY_RX6/TX6	Lane 6	PCle x2 (C3), RP	
UPHY_RX7/TX7	Lane 7		

Table 7-4. UPHY1 Mapping Options (PCIe and MGBE (XFI))

Module Pin Names	UPHY1 Lanes	Jetson Thor Functions	
		Configuration #1	Configuration #2
UPHY_RX8/TX8	Lane 0	PCIe x8 (C4), RP or EP	PCIe x4 (C5), RP or EP
UPHY_RX9/TX9	Lane 1		
UPHY_RX10/TX10	Lane 2		
UPHY_RX11/TX11	Lane 3		
UPHY_RX12/TX12	Lane 4		MGBE CO (XFI)
UPHY_RX13/TX13	Lane 5		MGBE C1 (XFI)
UPHY_RX14/TX14	Lane 6		MGBE C2 (XFI)
UPHY_RX15/TX15	Lane 7		MGBE C3 (XFI)



Note: MGBE full speed at 25GbE per port and C4 EP are being validated. Refer to the *Jetson* Linux Developer Guide (when it is available) for the latest on support.

7.1 USB

Jetson Thor supports multiple USB 2.0 and USB 3.2 ports. Each of the USB 2.0 or USB 3.2 ports can support either host or device modes. Only one USB 2.0 or USB 3.2 port can be a device at a time. Polarity inversion (P/N swapping) is supported on the USB 3.2 interfaces. There are connection examples in this section to implement either a simple USB 3.2/2.0 connection to a USB 3.2 Type A connector or to a USB-C connector (based on the NVIDIA developer kit carrier board reference design).



Notes:

- 1. Some non-compliant USB 3.0 devices may fail unless USB 3.2 Gen2 is disabled.
- 2. See Section 17.1 "USB Recovery Mode" for requirements for USB recovery mode.

USB 3.2 high-speed interface pins share UPHY lanes with PCIe.

Table 7-5. **USB 2.0 Pin Descriptions**

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
F13	USB0_N	HS_USB2_P0_N	USB 2.0 Port 0 Data	Bidir	USB2 Diff pair
F12	USB0_P	HS_USB2_P0_P			
C10	USB1_N	HS_USB2_P1_N	USB 2.0, Port 1 Data	Bidir	USB2 Diff pair
C11	USB1_P	HS_USB2_P1_P			
A11	USB2_N	HS_USB2_P2_N	USB 2.0, Port 2 Data	Bidir	USB2 Diff pair
A10	USB2_P	HS_USB2_P2_P			
G10	USB3_N	HS_USB2_P3_N	USB 2.0, Port 3 Data	Bidir	USB2 Diff pair
G11	USB3_P	HS_USB2_P3_P			

Note: In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.

Table 7-6. **USB Control Pin Descriptions**

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
F54	GPIO22	GP113_USB_VBUS_EN0	USB Power enable #0 or GPIO #22	Bidir	Open-Drain,
G55	GPIO23	GP114_USB_VBUS_EN1	USB Power enable #1 or GPIO #23	Bidir	1.8V

Note: In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.





Figure 7-1. Simple USB Type A Connection Example with HUB

囯

Notes:

- 1. A weak pull-down is required on the load switch enable.
- 2. A weak pull-up is required on Over-Current Protection (OCP).
- 3. A load switch is required between the carrier board supplies and the USB VBUS supply. The load switch should have over-current protection. In Figure 7-1 this is supported by routing the over current (OC) pin of the load switch to the same pin used for the overcurrent protection on the USB HUB pin.

Figure 7-2. Simple USB Type A Connection Example without HUB



- 1. A weak pull-up is required on the load switch enable and over-current connection.
- 2. A load switch is required between the carrier board supplies and the USB VBUS supply. The load switch should have over-current protection. In Figure 7-2, this is supported by routing the over current (OC) pin of the load switch to the same pin used for the enable (USB_VBUS_EN1) pin, which is bidirectional and can be used to detect an over current condition.




Figure 7-3. **USB Type-C Connection Example**

- PD controller has internal pull-up on VBUS2_FLT_N.
- See Figure 7-4 for Dual Mode Circuitry.
- Cap values are 0.22uF or 0.1uF. Values depend on USB 3.x Switch recommendations.
- Caps on RX & TX depend on USB 3.x Switch used.

PD Controller VBUS2_P_FLT_N VBUS2_C_FLT_N VBUS2 FLT N VBUS2 P CTRL VBUS2_C_CTRL VBUS2 P CTRL VBUS2 C CTRL Power Power USBC2_VBUS VCC_SRC_FET Consumer **Provider Path** Path VCC PD USBC2 VBUS **Load Switch Load Switch** VDDD_3V3_CCG OUT OUT CAP EN 1nF POVP POVP FLTB SS GND GND SS 22nF

Figure 7-4. **USB Type-C Dual Mode Circuitry Sample Connections**

USB 2.0 Signal Connections Table 7-7.

Module Pin Name	Туре	Termination	Description
USB[3:0]_N/P	DIFF I/O	90Ω common-mode chokes close to connector. ESD Protection between choke and connector on each line to GND.	USB Differential Data Pair: Connect to USB connector, Mini- Card Socket, Hub, or another device on the PCB.

Table 7-8. **USB 3.2 Signal Connections**

Module Pin Name	Туре	Termination	Description
UPHY_TX[2:0]_N/P (USB 3.2 Port #[2:0]	DIFF Out	Series 0.1uF AC caps. See note 1.	USB 3.2 Differential Transmit Data Pairs: Connect to USB connectors, hubs, or other devices on the PCB.
UPHY_RX[2:0]_N/P (USB 3.2 Port #[2:0]	DIFF In	Series 0.1uF AC caps. See notes 1 and 2.	USB 3.2 Differential Receive Data Pairs: Connect to USB connectors, hubs, or other devices on the PCB.

- 1. Common-mode chokes (not recommended) and ESD protection if required.
- 2. AC caps are required on both TX and RX traces. If routing to a USB connector, AC caps should be placed on the SoC TX traces only. The AC caps for the SoC RX traces will be on the peripheral side.

USB 2.0 Design Guidelines 7.1.1

These requirements apply to the USB 2.0 controller PHY interfaces: USB[3:0].

USB 2.0 Interface Signal Routing Requirements Table 7-9.

Parameter	Requirement	Units	Notes
Max Frequency (High Speed): Bit Rate/UI period/Freq.	480/2.083/240	Mbps/ns/MHz	
Max Loading: High Speed / Full Speed / Low Speed	10 / 150 / 600	pF	Max loading should include any passive and active components on the trace such as CMC, Switch, ESD etc.
Reference plane	GND		
Trace Impedance: Diff pair / Single Ended	90 / 50	Ω	±15%
Max Via proximity (Signal via to GND return via)	24 (3.8)	ps (mm)	
Min Pair to Pair spacing			
Microstrip	4x	Dielectric height	
Stripline	Зх		
Max Trace Delay With CMC or SW (Microstrip / Stripline) Without CMC or SW (Microstrip / Stripline)	825/965 (140) 1415/16550 (240)	ps (mm)	Prop delay assumption: 6.9/mm for stripline, 5.9ps/mm. for microstrip. See Note 3
Max Intra-Pair Skew between USBx_P and USBx_N	7.5	ps	

- 1. If a portion of route is over a flex cable this length should be included in the Max Trace Length/Delay calculation and 85Ω Differential pair trace impedance is recommended.
- 2. Up to four signal Vias can share a single GND return Via.
- 3. CMC = Common-Mode-Choke. SW = Analog Switch
- 4. Adjustments to the USB drive strength, slew rate, termination value settings should not be necessary, but if any are made, they MUST be done as an offset to default values instead of overwriting those
- 5. Void the ground under/below the USB connector pad for USB_DP/DN signals.
- 6. Keep critical USB related traces such as USBx DP/DN & USB_REXT away from other signal traces or unrelated power traces/areas or power supply components.
- 7. If additional connector is between module and the USB connector or other device on the PCB, routing on both sides of that connector should be included for max length and max length may have to be reduced.

USB 3.2 Design Guidelines 7.1.2

The following requirements apply to the USB 3.2 PHY interfaces. Jetson Thor supports up to USB Gen2x1 (10 Gbps).

USB 3.2 Interface Signal Routing Requirements Table 7-10.

Parameter	Requirement	Units	Notes
Specification			
Data Rate / Ul period GEN1 GEN2	5.0 / 200 10.0 / 100	Gbps / ps	Device mode supports GEN1 speed only.
Max Number of Loads Termination	1 90 differential	load	On-die termination at TX and RX
Insertion Loss (IL) GEN1 Host (Type C) GEN1 Host (Type A) GEN1 Device (Type C) GEN1 Device (Micro AB) GEN2 Dual role mode) Resonance Dip Frequency GEN1 GEN2	≥ -3.8 ≥ -7.3 ≥ -3.8 ≥ -2.5 [*] ≥ -4.5 > 8 > 20	dB @ 2.5GHz dB @ 2.5GHz dB @ 2.5GHz dB @ 2.5GHz dB @ 5GHz GHz	Only the PCB (and connector) without added-on components such as CMC, ESD, and Mux, is considered. The connector is included. For Gen2, the loss budget is the same for all connector types. For dual role mode, host and device have the same loss budget [*] the consideration of Gen1 fixture loss See Note 6 The resonance dip could be caused by a via stub for layer transition or trace stub for co-layout.
Time-domain Reflectometer (TDR) Dip GEN1 GEN2	75 75	Ω	@ Tr = 200ps (10%-90%) @ Tr = 61ps (10%-90%)
Near End Crosstalk (NEXT)	≤ -45	dB	DC – 5GHz per each TX-RX NEXT
IL/NEXT Plot STY S	40	110 100 90 100 30 80 70 60	rential TDR @ CVB connector with Tr=61ps
Impedance			
Trace Impedance: Diff pair / Single Ended	85 / 43	Ω	±15%. Intrinsic differential impedance, does not account for coupling from other trace pairs
Reference plane	GND		

Parameter	Requirement	Units	Notes
Trace Length (delay)/Skew			
Trace loss characteristic: GEN1 GEN2	< 0.6 < 1	dB/in @ 2.5 GHz dB/in @ 5G Hz	Based on the dielectric material EM370(Z). The following max length is derived based on this characteristic. The length constraint must be re-defined if the loss characteristic is changed. Note that microstrip loss could be similar to stripline due to humidity effect.

The following max length (delay) is derived based on the trace loss characteristic above. The length (delay) constraint must be re-defined if loss characteristic is changed.

The trace loss profile for Gen2 support is based on the dielectric material EM370(Z). See the loss plots in the sheet "USB3 LOSS BUDGET".

Note that microstrip loss could be similar to stripline due to humidity effect

Breakout Region – Max length	11	mm	Minimum trace width and spacing
Max Trace Length (delay)			Stripline (6.7ps/mm) assumed.
GEN1 Host	160 (1071)	mm (ps)	CMC use length reduction = 30mm
GEN1 Device	107 (714)		(GEN1/2)
GEN2 Host or Device	114 (765)		ESD use length reduction = 10mm (GEN1), 12.5mm (GEN2).
Max Intra-Pair Skew (RX/TX_N to RX/TX_P)	0.15 (1)	mm (ps)	Do not perform length matching within breakout region. Trace length (delay) matching should be done before discontinuities. See Note 2
Differential pair uncoupled length (delay)	6.29 (41.9)	mm (ps)	

Trace Spacing for TX/RX Non-interleaving


TX-RX Xtalk is very critical in PCB trace routing. The ideal solution is to route TX and RX on different layers.

If routing on the same layer, it is strongly recommended not interleaving TX and RX lanes

If interleaving is required in breakout, all the inter-pair spacing should follow the rule of inter-SNEXT (between TX/RX pair spacing)

The breakout trace width is suggested to be the minimum to increase inter-pair spacing

Do not perform serpentine routing for intra-pair skew compensation in the breakout region




Parameter	Requirement	Units	Notes
Via	-		
Topology	Y-pattern is recommended. Keep symmetry		Y-pattern helps with Xtalk suppression. It can also reduce the limit of the pair-pair distance. Review needed (NEXT/FEXT check) if via placement does not use Y-pattern.
GND via	Place GND via as s possible to data pa four signal vias (tv share a single GNI	air vias. Up to vo diff pairs) can	GND via is used to maintain return path, while its Xtalk suppression is limited
Max # of Vias			
PTH vias Micro Vias	4 if all vias are PTH Not limited	l via	As long as total channel loss meets IL specification
Max Via Stub Length	0.4	mm	Long via stub requires review (IL and resonance dip check)
Max Via proximity (Signal via to GND return via)	24 (3.8)	ps (mm)	
Serpentine			
Min bend angle	135	deg (a)	
Dimension Min A Spacing Min B, C Length Min Jog Width	4x 1.5x 3x	Trace width	S1 must be taken care in order to consider Xtalk to adjacent pair.
Add-on Components			
Placement order	SoC - AC capacito	r – Common mode	e choke – ESD – Device/Connector
	txp 1000 common mode choke	VSC USB currentus	ESD COCO
AC Cap		GŃD	
Value on TX – Min/Max	100/265	nF	100nF recommended. Only required for TX pair when routed to connector.
Value on RX (connector case) – Min/Max	297/363	nF	Optional. 330nF recommended if placed.
Location (max length to adjacent discontinuity)	8	mm	Discontinuity is connector, via, or component pad
Voiding	GND/PWR void un required.	der/above cap is	

Parameter	Requirement	Units	Notes
ESD			
Max Junction capacitance (IO to GND) GEN1 GEN2	0.8 0.35	pF	GEN1: e.g., SEMTECH RClamp0524p GEN2: e.g., TPD4E02B04DQA
Footprint	Pad should be on trace stub	the net – not	IN.P OUT.P
Location (max length to adjacent discontinuity)	8	mm	Discontinuity is connector, via, or component pad
Common-Mode Choke			
Common-mode impedance @ 100 MHz (Min/Max) GEN1 GEN2	65/90 5/35	Ω	• Gen1: NFG0QHB542HS2 or others having less Sdd21 • Gen2: the selection priority from the min Sdd21 to the max Sdd21
Max Rdc	0.3	Ω	NFG0QHB542HS2 -> NFG0QHB372HS2
Differential TDR impedance	85 ±15%	Ω @TR-200 ps (10%-90%)	> NFG0QHB242HS2 -> TCM0605S_120 -> TCM0605S_350 • add CMC for fixing Wi-Fi desense
Min Sdd21 GEN1 GEN2	≥ -0.7 @2.5GHz ≥ -1.15 @2.5GHz	dB @2.5GHz dB @5.0GHz	problem - Wi-Fi/BT 2.4G: NFG0QHB242HS2 - Wi-Fi 5.0G: NFG0QHB542HS2
Max Scc21 GEN1 GEN2	≥ -9.1 @2.5GHz ≥ -29.3 @2.5GHz	dB @2.5GHz dB @5.0GHz	- if issue at both 2.4G and 5G, try NFG0QHB372HS2
Location (close to any adjacent discontinuity)	8	mm	Discontinuity: Connector, via, or other add-on components.
FPC (Additional length of Flexible Printed C	ircuit Board)		
The FPC routing should be included for PCB trace	e calculations (max	length/delay, etc.)
Characteristic Impedance	Same as PCB		
Loss characteristic	Strongly recommend being the same as PCB or better		If worse than PCB, the PCB and FPC length (delay) must be re-estimated
Connector			
SMT Connector GND Voiding			GND plane under signal pad should be voided. Size of void should be the same size as the pad.
Connector type			Connector used must be USB-IF certified

Notes:

- 1. Up to four signal Vias can share a single GND return Via
- 2. Recommend trace length/delay matching to <1ps before Vias or any discontinuity to minimize common mode conversion.
- 3. Place GND Vias as symmetrically as possible to data pair Vias.
- 4. Keep critical USB 3.2 traces away from other signals or unrelated power traces/areas or power supply components.
- 5. If an additional connector is between module and USB connector or other device on the PCB, routing on both sides of that connector should be included for max length and the max length may have to be
- 6. If USB3.x path includes a redriver with minimum EQ gain equalizing to 8.1dB, the insertion loss should meet the following requirements to avoid over-equalization and minimum CVM Module loss, which is roughly -2.6dB@5G including on-die; PKG, CVM PCB, and Board-to-Board connector loss is already considered.
 - -8.4dB@5GHz <TX path pre-channel loss <-6.4dB@5GHz (refer to Figure 7-5 for the path model)
 - Suggested by redriver suppliers reserving 0.33uF AC cap on RX lanes and 200k PD resistor on RX lanes.

Figure 7-5. USB3.x Path Model With Redriver



7.1.3 Common USB Routing Guidelines

If routing to USB device or USB connector includes a flex or 2nd PCB, the total routing including all PCBs and flexes must be used for the maximum trace and skew calculations.

Keep critical USB related traces away from other signal traces or unrelated power traces and areas or power supply components.

Recommended USB Observation Test Points for Initial Boards Table 7-11.

Test Points Recommended	Location
One for each of the USB 2.0 data lines (USBx_N/P)	Near Jetson Thor connector and USB device. USB connector pins can serve as test points.
One for each of the USB 3.2 output lines used (TXn_N/P)	Near USB device. USB connector pins can serve as test points.
One for each of the USB 3.2 input lines (RXn_N/P)	Near Jetson Thor connector.

7.2 **PCI Express**

Jetson Thor provides 12 lanes that can be used for PCle. Root port is supported on all PCIe interfaces. Endpoint mode is supported on Interfaces C2, C4 and C5 only. For pin descriptions of the RX/TX lanes, see Table 7-1 and Table 7-2. Lane reversal and polarity inversion (P/N swapping) is supported.

Table 7-12. **PCIe Clock Pin Descriptions**

Pin#	Module Pin	SoC Ball Name	Usage/Description	Directio	Pin Type
	Name			n	
F33	UPHY_REFCLK3_N	HS_UPHY1_REFCLK1_N	PCIe output Reference Clock for	Bidir	PCIe Diff pair
F32	UPHY_REFCLK3_P	HS_UPHY1_REFCLK1_P	controller #5.		
F25	UPHY_REFCLK1_N	HS_UPHY1_REFCLK2_N		Bidir	PCIe Diff pair
F24	UPHY_REFCLK1_P	HS_UPHY1_REFCLK2_P	controller #4.		
E22	UPHY_REFCLK4_N	HS_UPHYO_REFCLK4_N		Output	PCIe Diff pair
E23	UPHY_REFCLK4_P	HS_UPHY0_REFCLK4_P	controller #3.		
E14	UPHY_REFCLK5_N	HS_UPHYO_REFCLK3_N	PCIe output Reference Clock for	Bidir	PCIe Diff pair
F15	UPHY_REFCLK5_P	HS_UPHY0_REFCLK3_P	controller #2.		
D48	UPHY_REFCLK6_N	HS_UPHY0_REFCLK2_N		Output	PCle Diff pair
D49	UPHY_REFCLK6_P	HS_UPHY0_REFCLK2_P	controller #1.		

Note: In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.

PCIe Control Pin Descriptions Table 7-13.


Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
B37	PEX_C1_CLKREQ_N	GP42_PCIE1_CLKREQ_N	PCIe Clock Request for controller #1. 47ΚΩ pull-up to 3.3V on module.	Bidir	Open-Drain, 3.3V
E11	PEX_C2_CLKREQ_N	GP44_PCIE2_CLKREQ_N	PCIe Clock Request for controller #2. 47ΚΩ pull-up to 3.3V on module.	Bidir	
G8	PEX_C3_CLKREQ_N	GP46_PCIE3_CLKREQ_N	PCIe Clock Request for controller #3. 47ΚΩ pull-up to 3.3V on module.	Bidir	
C8	PEX_C4_CLKREQ_N	GP60_PCIE4_CLKREQ_N	PCIe Clock Request for controller #4. 47ΚΩ pull-up to 3.3V on module.	Bidir	
L19	PEX_C5_CLKREQ_N	GP62_PCIE5_CLKREQ_N	PCIe Clock Request for controller #5. 47ΚΩ pull-up to 3.3V on module	Bidir	
B36	PEX_C1_RST_N	GP43_PCIE1_RST_N	PCIe Reset for controller #1. $4.7 \text{K}\Omega$ pullup to 3.3V on module.	Output	
D10	PEX_C2_RST_N	GP45_PCIE2_RST_N	PCIe Reset for controller #2. $4.7 \text{K}\Omega$ pullup to 3.3V on module.	Output	
J9	PEX_C3_RST_N	GP47_PCIE3_RST_N	PCIe Reset for controller #3. $4.7 \text{K}\Omega$ pullup to 3.3V on module.	Output	
H10	PEX_C4_RST_N	GP61_PCIE4_RST_N	PCIe Reset for controller #4. $4.7 \text{K}\Omega$ pullup to 3.3V on module.	Output	
L18	PEX_C5_RST_N	GP63_PCIE5_RST_N	PCIe Reset for controller #5. $4.7 \text{K}\Omega$ pullup to 3.3V on module.	Output	
A8	PEX_WAKE_N	GP52_PCIE_WAKE_N	PCIe Wake. Wake signal shared by all PCIe interfaces. $47 \text{K}\Omega$ pull-up to 3.3V on module.	Input	

Pin#	Module Pin	SoC Ball Name	Usage/Description	Direction	Pin Type
	Name				

Notes:

- 1. In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional
- 2. The direction shown in this table for PEX_Cx_RST_N and PCIE_WAKE_N signals is true when used for those PCIe functions. Otherwise, if used as GPIOs, the direction is bidirectional.

Figure 7-6. PCIe Signal Connections (Root Port)



圓

- > AC Capacitors required on SoC RX lines (Device TX lines) on carrier board if connected directly to device. They are not placed on the carrier board if connected to a PCIe or M.2 connector. In those cases, the AC caps are on the adapter board plugged into those connectors.
- > See design guidelines for correct AC capacitor values.
- > The PCIe RX/TX signals comply to the PCIe SIG requirements and are HCSL compatible.
- > The PCIe REFCLK inputs and PCIEx_CLK clock outputs comply to the PCIe CEM specification "REFCLK DC Specifications and AC Timing Requirements." The clocks are HCSL compatible.




Figure 7-7. PCIe Signal Connections (Endpoint)



- > AC Capacitors required on SoC RX lines (Device TX lines) on carrier board if connected directly to device. They are not placed on the carrier board if connected to a PCIe or M.2 connector. In those cases, the AC caps are on the adapter board plugged into those connectors.
- > See design guidelines for correct AC capacitor values.
- > The PCIe RX/TX signals comply to the PCIe SIG requirements and are HCSL compatible.
- > The PCIe REFCLK inputs and PCIEx_CLK clock outputs comply to the PCIe CEM specification "REFCLK DC Specifications and AC Timing Requirements." The clocks are HCSL compatible.

PCIe Signal Connections Module I/Fs Configured as Root Ports Table 7-14.

Module Pin Name	Type	Termination	Description
			Description
PCIe Interface C1 (x1) – As R			1
UPHY_TX3_P/N (SoC UPHY0 Lane 3)	DIFF OUT	Series Capacitor (see Design Guideline for value)	Differential Transmit Data Pair: Connect to TX_+/- pins of PCle connector or RX_+/- pins of PCle device through AC caps.
UPHY_RX3_P/N (SoC UPHY0 Lane 3)	DIFF IN	Series Capacitor (see Design Guideline for value) if device on main PCB.	Differential Receive Data Pair: Connect to RX_+/- pins of PCle connector or TX_+/- pin of PCle device through AC caps.
UPHY_REFCLK6_P/N	DIFF OUT	Series capacitors are typically not required. Check Endpoint device requirement.	Differential Reference Clock Output: Connect to REFCLK_+/- pins of PCle device/connector.
PEX_C1_CLKREQ_N	I	47 kΩ pullup on module to VDD_3V3.	PEX Clock Request for UPHY_REFCLKx: Connect to CLKREQ pin on device/connector(s)
PEX_C1_RST_N	0	4.7 kΩ pullup on module to VDD_3V3.	PEX Reset: Connect to PERST pin on device/connector.
PCIe Interface C2 (Up to x1)	- As Root Po	rt	
UPHY_TX4_P/N (SoC UPHY0 Lane 4)	DIFF OUT	Series Capacitor (see Design Guideline for value)	Differential Transmit Data Pair: Connect to TX_+/– pins of PCle connector or RX_+/– pins of PCle device through AC caps.
UPHY_RX4_P/N (SoC UPHY0 Lane 4)	DIFF IN	Series Capacitor (see Design Guideline for value) if device on main PCB.	Differential Receive Data Pair: Connect to RX_+/- pins of PCle connector or TX_+/- pin of PCle device through AC caps.
UPHY_REFCLK5_P/N	DIFF OUT		Differential Reference Clock Output: Connect to REFCLK_+/- pins of PCIe device/connector.
PEX_C2_CLKREQ_N	I	47 kΩ pullup on module to VDD_3V3.	PEX Clock Request for UPHY_REFCLKx: Connect to CLKREQ pin on device/connector(s)
PEX_C2_RST_N	0	4.7 kΩ pullup on module to VDD_3V3.	PEX Reset: Connect to PERST pin on device/connector.
PCIe Interface C3 (Up to x2)	- As Root Po	rt	
UPHY_TX[7:6]_P/N (SoC UPHY0 Lane [7:6])	DIFF OUT	Series Capacitor (see Design Guideline for value)	Differential Transmit Data Pair: Connect to TX_+/– pins of PCle connector or RX_+/– pins of PCle device through AC caps.
UPHY_RX[7:6]_P/N (SoC UPHYO Lane [7:6])	DIFF IN	Series Capacitor (see Design Guideline for value) if device on main PCB.	Differential Receive Data Pair: Connect to RX_+/– pins of PCle connector or TX_+/– pin of PCle device through AC caps.
UPHY_REFCLK4_P/N	DIFF OUT		Differential Reference Clock Output: Connect to REFCLK_+/- pins of PCle device/connector.
PEX_C3_CLKREQ_N	I	47 kΩ pullup on module to VDD_3V3.	PEX Clock Request for UPHY_REFCLKx: Connect to CLKREQ pin on device/connector(s)
PEX_C3_RST_N	0	4.7 kΩ pullup on module to VDD_3V3.	PEX Reset: Connect to PERST pin on device/connector.
PCIe Interface C4 (Up to x8)	- As Root Po	rt	
UPHY_TX[15:8]_P/N (SoC UPHY1 Lanes [7:0])	DIFF OUT	Series Capacitor (see Design Guideline for value)	Differential Transmit Data Pair: Connect to TX_+/- pins of PCle connector or RX_+/- pins of PCle device through AC caps.
UPHY_RX[15:8]_P/N (SoC UPHY1 Lanes [7:0])	DIFF IN	Series Capacitor (see Design Guideline for value) if device on main PCB.	Differential Receive Data Pair: Connect to RX_+/- pins of PCle connector or TX_+/- pin of PCle device through AC caps.

Module Pin Name	Туре	Termination	Description
UPHY_REFCLK1_P/N	DIFF OUT		Differential Reference Clock Output: Connect to REFCLK_+/- pins of PCIe device/connector.
PEX_C4_CLKREQ_N	I	47 kΩ pullup on module to VDD_3V3.	PEX Clock Request for UPHY_REFCLKx: Connect to CLKREQ pin on device/connector(s)
PEX_C4_RST_N	0	4.7 kΩ pullup on module to VDD_3V3.	PEX Reset: Connect to PERST pin on device/connector.
PCIe Interface C5 (Up to x4)	- As Root Po	ort	
UPHY_TX[11:8]_P/N (SoC UPHY1 Lanes [3:0])	DIFF OUT	Series Capacitor (see Design Guideline for value)	Differential Transmit Data Pair: Connect to TX_+/– pins of PCIe connector or RX_+/– pins of PCIe device through AC caps.
UPHY_RX[11:8]_P/N (SoC UPHY1 Lanes [3:0])	DIFF IN	Series Capacitor (see Design Guideline for value) if device on main PCB.	Differential Receive Data Pair: Connect to RX_+/- pins of PCIe connector or TX_+/- pin of PCIe device through AC caps.
UPHY_REFCLK3_P/N	DIFF OUT		Differential Reference Clock Output: Connect to REFCLK_+/- pins of PCle device/connector.
PEX_C5_CLKREQ_N	I	47 kΩ pullup on module to VDD_3V3.	PEX Clock Request for UPHY_REFCLKx: Connect to CLKREQ pin on device/connector(s)
PEX_C5_RST_N	0	4.7 kΩ pullup on module to VDD_3V3.	PEX Reset: Connect to PERST pin on device/connector.
Common			
PEX_WAKE_N	I	47 KΩ pullup to VDD_3V3 on Module.	PEX Wake: Connect to WAKE pins on devices or connectors

PCIe Signal Connections Module I/F Configured as Endpoint Table 7-15.

Madula Din Nama	Turna	Tawalastian	Description			
Module Pin Name	Туре	Termination	Description			
PCIe Interface C2 (Up to x1) – As Endpoint						
UPHY_TX4_P/N (SoC UPHY0 Lanes 4)	DIFF OUT	Series Capacitor (see Design Guideline for value)	Differential Transmit Data Pairs: Connect to TX_+/– pins of PCIe connector or RX_+/– pin of PCIe device through AC caps.			
UPHY_RX4_P/N (SoC UPHY0 Lanes 4)	DIFF IN	Series Capacitor (see Design Guideline for value) if device on main PCB.	Differential Receive Data Pairs: Connect to RX_+/- pins of PCle connector or TX_+/- pin of PCle device through AC caps.			
UPHY_REFCLK5_P/N	DIFF IN	33 Ω series resistors near clock source. 49.9Ω resistors to GND on each line near Endpoint device. AC caps if required by clock source device.	Differential Reference Clock Input: Connect to 100 MHz clock source or REFCLK_+/- pins of PCIe connector.			
PEX_C2_CLKREQ_N	0	47 kΩ pullup on module to VDD_3V3.	PEX Clock Request: Connect to CLKREQ pin on device/connector.			
PEX_C2_RST_N	I	4.7 kΩ pullup on module to VDD_3V3.	PEX Reset: Connect to PERST pin on device/connector.			
PCIe Interface C4 (Up to x8) -	- As Endpoin	t				
UPHY_TX[15:8]_P/N (SoC UPHY1 Lanes [7:0])	DIFF OUT	Series Capacitor (see Design Guideline for value)	Differential Transmit Data Pairs: Connect to TX_+/- pins of PCle connector or RX_+/- pin of PCle device through AC caps.			
UPHY_RX[15:8]_P/N (SoC UPHY1 Lanes [7:0])	DIFF IN	Series Capacitor (see Design Guideline for value) if device on main PCB.	Differential Receive Data Pairs: Connect to RX_+/– pins of PCle connector or TX_+/– pin of PCle device through AC caps.			
UPHY_REFCLK1_P/N	DIFF IN	33 Ω series resistors near clock source. 49.9Ω resistors to GND on each line near Endpoint device. AC caps if required by clock source device.	Differential Reference Clock Input: Connect to 100 MHz clock source or REFCLK_+/– pins of PCle connector.			
PEX_C4_CLKREQ_N	0	47 kΩ pullup on module to VDD_3V3.	PEX Clock Request: Connect to CLKREQ pin on device/connector.			
PEX_C4_RST	I	4.7 kΩ pullup on module to VDD_3V3.	PEX Reset: Connect to PERST pin on device/connector.			
PCIe Interface C5 (Up to x4) -	- As Endpoin	t				
UPHY_TX[11:8]_P/N (SoC UPHY1 Lanes [3:0])	DIFF OUT	Series Capacitor (see Design Guideline for value)	Differential Transmit Data Pair: Connect to TX_+/- pins of PCle connector or RX_+/- pins of PCle device through AC caps.			
UPHY_RX[11:8]_P/N (SoC UPHY1 Lanes [3:0])	DIFF IN	Series Capacitor (see Design Guideline for value) if device on main PCB.	Differential Receive Data Pair: Connect to RX_+/- pins of PCle connector or TX_+/- pin of PCle device through AC caps.			
UPHY_REFCLK3_P/N	DIFF IN		Differential Reference Clock Output: Connect to REFCLK_+/- pins of PCIe device/connector.			
PEX_C5_CLKREQ_N	0	47 kΩ pullup on module to VDD_3V3.	PEX Clock Request for UPHY_REFCLKx: Connect to CLKREQ pin on device/connector(s)			
PEX_C5_RST_N	I	4.7 kΩ pullup on module to VDD_3V3.	PEX Reset: Connect to PERST pin on device/connector.			
Common						
PEX_WAKE_N	0	47 kΩ pullup to VDD_3V3 on Module.	PEX Wake: Unused for interfaces configured as Endpoint			




Figure 7-8. PCIe Jetson Thor RP to Jetson Thor EP connection Example

- > Figure 7-8 is an example showing PCI controller #4 (C4) for both Root Port and Endpoint. Other configurations are possible using PCI controller #2 (C2), or controller #5 (C5) for either the Root Port or Endpoint.
- > Recommended Clocking [validation in progress]: SRIS and SRNS
- > Using Separate Reference No Spread (SRNS) disables Spread Spectrum Clocking (SSC); thus, the EMI effect with SSC disabled must be considered.
- > All side band signals have a level shifter in the module.

Table 7-16. PCIe Signal Connections Jetson Thor RP to Jetson Thor EP

Module Pin Name	Туре	Termination	Description
UPHY_TX[15:8]_P/N UPHY_RX[15:8]_P/N (SoC UPHY1 Lanes [7:0])	DIFF OUT	Series Capacitor (see Design Guideline for value)	Differential Transmit/Receive Data Pairs: Connect Jetson Thor Root Port TX pins to Jetson Thor Endpoint RX pins through AC caps. Connect Jetson Thor Endpoint TX pins to Jetson Thor Root Port RX pins through AC caps.
UPHY_REFCLK1_P/N	DIFF OUT		PCIe Reference Clocks (ctrl C4). Connect UPHY_REFCLK1_P/N from Root Port Jetson
UPHY_REFCLK1_P/N	DIFF IN		Thor to UPHY_REFCLK1_P/N of Endpoint Jetson Thor. Back-up if SRIS or SRNS option is used.

Module Pin Name	Туре	Termination	Description
PEX_C4_CLKREQ_N (ctrl C4)		Isolation between RP and	PCIe Clock Request for PEX_CLK4_P/N (ctrl).
Root Port	1	EP (see Figure 7-5).	Connect to CLKREQ_N pin on each Thor
Endpoint	0		device connected (RP to EP).
PEX_C4_RST_N (ctrl C4)		Isolation between RP and	PCIe Reset: Connect to RST_N pin on each
Root Port	0	EP (see Figure 7-5).	Thor device connected (RP to EP).
Endpoint	1		
PEX_WAKE_N		Isolation between RP and	PCIe Wake: Connect to WAKE pin on each
Root Port	1	EP (see Figure 7-5).	THOR device connected (RP to EP).
Endpoint	0		

Note: The table includes mention of only C4. C2 and C5 can also be an Endpoint. If used, the CLKREQ and RST pins associated with that controller would be used. The Endpoint Ready signal can be the one shown for C4 if that controller is not used in this configuration. Alternately, another GPIO (or GPIOs) can be chosen. Any GPIO used should be DD type and tristate at power-on.

PCIe Design Guidelines up to Gen5 7.2.1

The following table details the PCIe design guidelines up to Gen5.

PCIe Interface Signal Routing Requirements up to Gen5 Table 7-17.

Parameter	Requirement	Units	Notes
Specification			
Data Rate / UI Period			
Gen5	32.0 / 31.25	Gbps / ps	
Gen4	16.0 / 62.50	Gbps / ps	
Gen3	8.0 / 125.00	Gbps / ps	
Topology	Point-point		Unidirectional, differential. Driven by 100MHz common reference clock
Termination	43	Ω	To GND Single Ended for P and N
Impedance			
Trace Impedance			±15%
Differential / Single Ended	85 / 50	Ω	
Reference plane	GND		
Fiber-weave effect (Only required for GEN4)	 Use spread-glass (denser weave) instead of regular-glass (sparse weave) to minimize intra-pair skew Use zig-zag route instead of straight to minimize skew, this is a mandatory for PCle gen4 design 		Example of zig-zag routing

Parameter	Requirement	Units	Notes
Spacing and IOSI Requirement		•	
Gen5 and Gen4			
P/N within pair (i.e. intra-pair) skew.	< 0.15 [1]	mm [ps]	Using PCB propagation delay = 160ps/in ~ 0.0062inch guidance. Between P-to-N trace skew.
P/N within pair (i.e. intra-pair) skew between subsequent discontinuities.	< 0.15 [1]	mm [ps]	Using PCB propagation delay = 160ps/in ~ 0.00625inch guidance. Between P-to-N of subsequent discontinuities.
Lane-to-Lane Skew RX-to-RX, TX-to-TX within same Partition (i.e. inter-pair) skew.	< 79.375 [500]	mm [ps]	Using PCB propagation delay = 160ps/in ~ 3.125inch guidance. Between Lane-to-lane within same partition skew.
P/N uncoupled length within pair (i.e. intrapair).	< 6.5 [40]	mm [ps]	Using PCB propagation delay = 160ps/in ~ 0.25inch guidance. Between P-to-N PCB discontinuities (i.e. via/pad/BGA transitions).
PCB Trace Spacing (Stripline Required).	4x	x dielectric height	Lane-to-Lane (i.e. coplanar)
PCB Noise Coupling Avoidance (Stripline Required).	4x	x dielectric height	To plane/unrelated high-speed signals.
RX-to-TX of same Partition if routed on same layer (Stripline Required).	9x	x dielectric height	Lane-to-Lane (i.e. coplanar)
RX-to-RX, TX-to-TX, RX-to-TX of different Partition if routed on same layer (Stripline Required).	9x	x dielectric height	Lane-to-Lane (i.e. coplanar)
PCB Max BGA Breakout Length	< 6.5 [40]	mm [ps]	Maximum PCB trace length. Using 160ps/in ~ 0.25inch guidance.
PCB Signal Via from BGA	< 6.5 [40]	mm [ps]	Maximum between BGA ball to 1st VIA transition.
Max trace route over VIODS	< 1.27 [8]	mm [ps]	Maximum PCB trace length. Using 160ps/in ~ 0.05inch guidance.
PCB Return Via Proximity (S:G)	< 1x	P/N via pitch	GND via placed < 1x P/N differential pair pitch.
Max VIA Transitions	2	N/A	Use of micro or back-drilled VIA. Do not double-count stacked micro-to-micro or micro-to-core vias.
Max VIA Stub	< 0.38 [15]	mm [mils]	Maximum PTH via stub < 0.015inch with back-drill.
AC Capacitor (i.e. 0402 cap)	0.22	uF	Only required for TX pairs routed to connector. Boards plugging into the connector must implement AC caps on its TX signals.
Max location of AC Capacitor (i.e., 0402 cap) from adjacent discontinuity.	< 8.0 [50]	mm [ps]	Maximum AC cap placement to adjacent discontinuity. Using 160ps/in ~ 0.3125inch guidance.

Parameter	Requirement	Units	Notes
VOID AC capacitor pad discontinuity. Up to Gen3	0.1 [4]	mm [mils]	VOID under pad from edge of pad.
P/N within pair (i.e. intra-pair) skew.	< 0.15 [1]	mm [ps]	Using PCB propagation delay = 160ps/in ~ 0.00625inch guidance. Between P-to-N trace skew.
P/N within pair (i.e. intra-pair) skew between subsequent discontinuities.	< 0.15 [1]	mm [ps]	Using PCB propagation delay = 160ps/in ~ 0.00625inch guidance. Between P-to-N of subsequent discontinuities.
Lane-to-Lane Skew RX-to-RX, TX-to-TX within same Partition (i.e. inter-pair) skew.	< 79.375 [500]	mm [ps]	Using PCB propagation delay = 160ps/in ~ 3.125inch guidance. Between Lane-to-lane within same partition skew.
P/N uncoupled length within pair (i.e. intrapair).	< 6.5 [40]	mm [ps]	Using PCB propagation delay = 160ps/in ~ 0.25inch guidance. Between P-to-N PCB discontinuities (i.e. via/pad/BGA transitions).
PCB Trace Spacing (Stripline/Microstrip).	3x/4x	x dielectric height	Lane-to-Lane (i.e. coplanar)
PCB Noise Coupling Avoidance (Stripline/Microstrip).	3x/4x	x dielectric height	To plane/unrelated high-speed signals.
RX-to-TX of same Partition if routed on same layer (Stripline/Microstrip).	9x/12x	x dielectric height	Lane-to-Lane (i.e. coplanar)
RX-to-RX, TX-to-TX, RX-to-TX of different Partition if routed on same layer (Stripline/Microstrip).	9x/12x	x dielectric height	Lane-to-Lane (i.e. coplanar)
PCB Max BGA Breakout Length	< 6.5 [40]	mm [ps]	Maximum PCB trace length. Using 160ps/in ~ 0.25inch guidance.
PCB Signal Via from BGA	< 6.5 [40]	mm [ps]	Maximum between BGA ball to 1st VIA transition.
Max trace route over VIODS	< 1.27 [8]	mm [ps]	Maximum PCB trace length. Using 160ps/in ~ 0.05inch guidance.
PCB Return Via Proximity (S:G)	< 1x	P/N via pitch	GND via placed < 1x P/N differential pair pitch.
Max VIA Transitions	2	N/A	Use of micro or back-drilled VIA. Do not double-count stacked micro-to-micro or micro-to-core vias.
Max VIA Stub	< 0.38 [15]	mm [mils]	Maximum PTH via stub < 0.015inch with back-drill.
AC Capacitor (i.e. 0402 cap)	0.22	uF	Only required for TX pairs routed to connector. Boards plugging into the connector must implement AC caps on its TX signals.
Max location of AC Capacitor (i.e. 0402 cap) from adjacent discontinuity.	< 8.0 [50]	mm [ps]	Maximum AC cap placement to adjacent discontinuity. Using 160ps/in ~ 0.3125inch guidance.


Parameter	Requirement	Units	Notes
VOID AC capacitor pad discontinuity.	0.1 [4]	mm [mils]	VOID under pad from edge of pad.
Insertion Loss and Max Length	•	·	·
Gen5			
Total Loss Budget	36	dB	End to End
Thor Module to Thor Module			Insertion Loss:
Remaining Budget for Carrier B'd	21.8	dB	- Thor module: -7.1 dB
Max Length	221 (1395)	mm (ps)	- CEM connector: -1.5 dB
Thor Module to Direct Devices			- Add-in Card: -9.5 dB
Remaining Budget for Carrier B'd	27.8	dB	- Direct Device: -1.1 dB (using Thor
Max Length	282 (1779)	mm (ps)	SoC for reference)
Thor Module to Connector			
Remaining Budget for Carrier B'd	17.9	dB	Max Length:
Max Length	181 (1145)	mm (ps)	Using estimated dB/in model (i.e. EM370(Z) = -2.5 dB/in @ 16 GHz parameter.
Gen4		<u> </u>	
Total Loss Budget	28	dB	End to End
Thor Module to Thor Module			Insertion Loss:
Remaining Budget for Carrier B'd	20.4	dB	- Thor module: -3.8 dB
Max Length	370 (2331)	mm (ps)	- CEM connector: -1.5 dB
Thor Module to Direct Devices			- Add-in Card: -8.0 dB
Remaining Budget for Carrier B'd	23.5	dB	- Direct Device: -0.7 dB (using Thor
Max Length	426 (2685)	mm (ps)	SoC for reference)
Thor Module to Connector			
Remaining Budget for Carrier B'd	14.7	dB	Max Length:
Max Length	266 (1680)	mm (ps)	Using estimated dB/in model (i.e. EM370(Z) = -1.4 dB/in @ 16 GHz parameter.
Gen3	'	·	· ·
Total Loss Budget	20	dB	End to End
Thor Module to Thor Module			Insertion Loss:
Remaining Budget for Carrier B'd	15.2	dB	- Thor module: -2.4 dB
Max Length	429 (2702)	mm (ps)	- CEM connector: -1.7 dB
Thor Module to Direct Devices			- Add-in Card: -6.5 dB
Remaining Budget for Carrier B'd	17.1	dB	- Direct Device: -0.5 dB (using Thor
Max Length	482 (3040)	mm (ps)	SoC for reference)
Thor Module to Connector			
Remaining Budget for Carrier B'd	9.4	dB	Max Length :
Max Length	265 (1670)	mm (ps)	Using estimated dB/in model (i.e. EM370(Z) = -0.9 dB/in @ 16 GHz parameter.

Parameter	Requirement	Units	Notes				
Serpentine (See USB 3.2 Guidelines)							
Min bend angle	135	deg (a)	S1 must be taken				
Dimension Min A Spacing Min B, C Length Min Jog Width	4x 1.5x 3x	Trace width	care in order to consider Xtalk to adjacent pair				
Miscellaneous							
GND fill rule	Remove unwanted G	ND fill that is eith	ner floating or act like antenna				
Connector							
Voiding	Void all layers of golden finger area under the pad ~0.15mm larger than the pad size is recommended. GND at top layer for contacting GND pin (in blue). GND below top layer		for contacting GND pin (in blue).				

Keep critical PCIe traces such as PEX_TX/RX, etc. away from other signal traces or unrelated power traces/areas or power supply components

Note: The trace length/delay for "Direct to device" does not account for the losses of the end device loss and any connectors involved. The loss should first be adjusted by subtracting the end device/connector losses. The length/delay may also need to be adjusted if the PCB material loss is different than the EM-370(Z) PCB material assumed.

Figure 7-9. Insertion Loss S-Parameter Plot (DES21)



Recommended PCIe Observation Test Points for Initial Boards Table 7-18.

Test Points Recommended	Location
One for each of the PCle TX_+/- output lines used.	Near PCle device. Connector pins may serve as test points if accessible.
One for each of the PCle RX_+/- input lines used.	Near Jetson Thor connector.

7.2.2 Ethernet via PCle

The Jetson Thor provides an Ethernet interface to support 5 Gigabit Ethernet functionality via PCIe Network Interface Controller (NIC). As shown in Figure 8-1 and Figure 8-2, the Ethernet PHY, magnetics, and RJ45 connector are not included on the module and must be implemented externally to the module.



Note: This Chapter uses PCIe Controller 2 (C2) as a reference, however, using a different port is acceptable.

Table 7-19. Jetson Thor Module Gigabit Ethernet Pin Descriptions

Pin #	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
E15	UPHY_REFCLK5_P	HS_UPHYO_REFCLK3_P	PCIe output Reference Clock for controller #2	Output	PCIe Diff Pair
E14	UPHY_REFCLK5_N	HS_UPHY0_REFCLK3_N	PCIe output Reference Clock for controller #2	Output	PCIe Diff Pair
B21	UPHY_RX4_P	HS_UPHYO_L4_RX_P	Differential Receive Data Pair: Connect to RX_+/- pins of PCIe connector or TX_+/- pin of PCIe device through AC caps.	Input	PCle Diff Pair
B20	UPHY_RX4_N	HS_UPHYO_L4_RX_N	Differential Receive Data Pair: Connect to RX_+/– pins of PCIe connector or TX_+/– pin of PCIe device through AC caps.	Input	PCIe Diff Pair
K21	UPHY_TX4_P	HS_UPHY0_L4_TX_P	Differential Transmit Data Pair: Connect to TX_+/- pins of PCIe connector or RX_+/- pins of PCIe device through AC caps.	Output	PCIe Diff Pair
K20	UPHY_TX4_N	HS_UPHY0_L4_TX_N	Differential Transmit Data Pair: Connect to TX_+/- pins of PCIe connector or RX_+/- pins of PCIe device through AC caps.	Output	PCIe Diff Pair
D10	PEX_C2_RST_N	GP45_PCIE2_RST_N	PCIe Reset for controller #2. 4.7KΩ pull-up to 3.3V on module.	Output	Open-Drain, 3.3V
E11	PEX_C2_CLKREQ_N	GP44_PCIE2_CLKREQ_N	PCIe Clock Request for controller #2. 47KΩ pull-up to 3.3V on module.	Input	Open-Drain, 3.3V

Note: In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.


Thor Module VDD_1V8/3V3_RTL/0V95_RTL SoC **5GbE NIC** MDIP0 RTL5G_MDIP0 VDD MDIN0 RTL5G_MDIN0 UPHY_REFCLK5_P HS_UPHYO_REFCLK3_P REFCLKP UPHY_REFCLK5_N HS UPHYO REFCLK3 N E14 REFCLKN RTL5G_MDIP1 0.22uF HS UPHYO_L4_RX_P UPHY RX4 P HSOP RTL5G_MDIN1 B21 UPHY RX4 N HSON HS_UPHY0_L4_RX_N B20 0.22uF 0.22uF RTL5G_MDIP2 UPHY_TX4_P HS_UPHY0_L4_TX_P K2 1 HSIP MDIN2 RTL5G_MDIN2 UPHY_TX4_N 0.22uFi HS_UPHY0_L4_TX_N HSIN VDDIO_AO_3V3 VDD_3V3_RTL VDD_3V3 RTL5G_MDIP3 MDIN3 RTL5G_MDIN3 GP45 PCIE2_RST_N PEX_C2_RST_N [PERSTB Level Shifter D10 PEX_C2_CLKREQ_N CLKREQB GP44_PCIE2_CLKREQ_N Level Shifter E11 50 MHz Clock CKXTAL1 Source

Figure 7-10. **Ethernet Connections**

囯

Note: The load capacitance should be decided considering the actual crystal characteristics and layout parasitic capacitance.

Figure 7-11. **Ethernet Magnetics and RJ45 Connections**



囯

- > The connections in Figure 7-11 match those used on the carrier board and are shown for reference only.
- > Refer to the Jetson Thor Developer Kit Carrier Board Reference Design Files for linked status LED connection.

Table 7-20. **Ethernet Signal Connections**

Module Pin Name	Туре	Termination	Description
UPHY_REFCLK5_P/ N	0		Ethernet Reference Clock: Connect to REFCLKP/N pins on GbE Transceiver.
UPHY_RX4_P/N	I	Series Capacitor (see Design Guideline for value) if device on main PCB.	Ethernet Data Receiver: Connect, through AC caps, to HSOP/N pins on GbE Transceiver.
UPHY_TX4_P/N	0	Series Capacitor (see Design Guideline for value).	Ethernet Data Transmitter: Connect, through AC caps, to HSIP/N pins on GbE Transceiver.
PEX_C2_RST_N	I	4.7 kΩ pullup on module to VDDIO_AO_3V3	Ethernet Reset: Connect, through FET and pull-up, to PERSTB pin on GbE Transceiver.
PEX_C2_CLKREQ_ N	I	47 kΩ pullup on module to VDDIO_AO_3V3	Ethernet Clock Request: Connect to CLKREQB pin on GbE Transceiver.

Note: Refer to the relevant device manufacturer guidelines for correct connections from the SoC input and output clock, data, control to device.

7.3 **MGBE**

The Jetson Thor integrates advanced Multi-Gigabit Ethernet (MGBE) controllers, which support high-speed communication with external devices such as Ethernet PHYs and switches. These connections can be established via XFI differential lines, enabling line rate of 2.5 Gbps, 5 Gbps and 10 Gbps, or through 25GAUI differential lanes for up to 4x 25 Gbps performance. The MGBE controllers are designed to deliver robust and scalable networking capabilities, making them ideal for high-bandwidth applications.

The figure below shows an example of an MGBE connection.



- > The MGBE controller may be referred to as 10-Gigabit Ethernet (10GbE) or 25-Gigabit Ethernet (25GbE). Contact your NVIDIA Applications Engineering team for further details.
- > Four MGBE can run at 2.5/5/10 Gbps or 25 Gbps [validation in progress]. Note that MGBE at 25 Gbps requires all controllers to be at the same speed. If MGBE is not at 25 Gbps, controllers can be a combination of 2.5/5/10 Gbps.




Figure 7-12. QSFP Connection Example

Note: See Table 7-21 for correct AC capacitor values.

Table 7-21. **MGBE Signal Connections**

Pin#	Module Pin Name	Туре	Termination	Description
D28/D29	UPHY_RX12_P/N	DIFF IN	100nF	MGBEO RX differential signal: Connect to TX_P/N of external PHY/Switch device through AC caps
H28/H29	UPHY_TX12_P/N	DIFF OUT	100nF	MGBEO TX differential signal: Connect to RX_P/N of external PHY/Switch device through AC caps
B29/B28	UPHY_RX13_P/N	DIFF IN	100nF	MGBE1 RX differential signal: Connect to TX_P/N of external PHY/Switch device through AC caps
K29/K28	UPHY_TX13_P/N	DIFF OUT	100nF	MGBE1 TX differential signal: Connect to RX_P/N of external PHY/Switch device through AC caps
C31/C30	UPHY_RX14_P/N	DIFF IN	100nF	MGBE2 RX differential signal: Connect to TX_P/N of external PHY/Switch device through AC caps

Pin#	Module Pin Name	Type	Termination	Description
G31/G30	UPHY_TX14_P/N	DIFF OUT	100nF	MGBE2 TX differential signal: Connect to RX_P/N of external PHY/Switch device through AC caps
A30/A31	UPHY_RX15_P/N	DIFF IN	100nF	MGBE3 RX differential signal: Connect to TX_P/N of external PHY/Switch device through AC caps
J30/J31	UPHY_TX15_P/N	DIFF OUT	100nF	MGBE3 TX differential signal: Connect to RX_P/N of external PHY/Switch device through AC caps
F28/F29	UPHY_REFCLK2_P/N	DIFF IN		MGBE Reference Clock: Connect to external 156.25 MHz oscillator specified in Table 7-22. Refer to Figure 7-12 for connection details.

Table 7-22. MGBE Interface Reference Clock Oscillator Requirements

Parameter	Min	Тур	Max	Unit	Condition	
Output Frequency	156.250000			MHz		
Output Driver Type	HCSL					
Frequency Stability	-100	_	+100	ppm	Inclusive of initial tolerance, aging, operating temperature, rated power supply voltage and load variations.	
L_100k		-120		dBc/Hz	Phase noise at 100 kHz (typical value given for reference)	
Duty Cycle	45	_	55	%		
JITrefclk	_	0.5	1.2	ps	Integrate from 12 kHz to 20 MHz	
AMPrefclk	0.3	_	1.8	Vppd	Differential Voltage Swing	
VCMrefclk	0.25		0.55	Vcm	Common mode	
TRrefclk	0.2	1	2	ns	Rise/Fall time, 10 to 90%	
Zdiff_reclk	78	85	105	Ohm	Differential trace impedance	
Zcm_refclk	22.5	25	27.5	Ohm	CM trace impedance	

7.3.1 10 GbE MGBE Design Guidelines

MGBE 10GbE Interface Signal Routing Requirements Table 7-23.

Parameter	Requirement	Units	Notes			
Specification						
Data Rate / UI Period	10 / 100	Gbps / ps	Exact baud rate 10.3125GBd NRZ			
Configuration / Device Organization	1	Load				

Parameter	Requirement	Units	Notes
Topology	Point-point		Unidirectional, differential
Termination	85 differential	Ω	On-die termination at TX
Transmission line	Stripline		See note 1
Impedance Control			
Trace Impedance (differential)	85	Ω	See note 2
Reference plane	GND		Ground reference should be solid. Referencing to power plane or partial ground plane (some portion is power plane and some portion is ground plane) is not allowed under any circumstance.
Spacing			
Minimum Trace Spacing (Stripline/MS) between: TX and RX pairs TX/RX. Pairs and unrelated High-Speed structures TX/RX pairs and other Low-Seed structures TX/RX pairs and edge of reference plane TX/RX pairs and power structures (plane, via or traces)	7x / 10x 9x / 12x 7x / 10x 4x / 8x 7x / 10x	Equivalent Dielectric Height (see below)	Route TX and RX on separate layers whenever possible. See note 3 and note 4. For spacing between TX and RX pairs, refer to note 8 when using 2.5Gpbs and/or 5Gbps speeds only.
Equivalent Dielectric Height (HE) is to be used in case of asymmetric stripline, having heights H1 and H2, where H1 > H2	$HE = \left(0.0041 \left(\frac{l}{l}\right)\right)$	$\left(\frac{H1}{H2}\right)^3 - 0.1306 \left(\frac{H1}{H2}\right)^3$	$\left(\frac{H1}{H2} + 1.4397 \frac{H1}{H2} + 1.6583\right) \times \frac{H2}{3}$
Trace coupling ratio CR	$CR = \frac{S}{min(H1,H2)}$ for $CR = \frac{S}{H2}$ for		Main route should comply to CR > 1.5. This is a general good practice to avoid very thin trace.
	W1 W2	H1 H2	W1 S T H2
	Strip	oline	Microstrip
Length and Skew			
Breakout region (Maximum Length)	41.9	ps	
Max trace length	150	mm	See note 5
Channel loss (not including SoC package loss)	6.0	dB @5.5GHz	See note 6
Max PCB via distance from the BGA	41.9	ps	Maximum distance from BGA ball to first PCB via.

Parameter	Requirement	Units	Notes		
PCB within pair (intra-pair) skew	≤ 0.13 (1)	mm (ps)	Do trace length matching before hitting discontinuities. See note 7.		
Differential pair uncoupled total length	10	mm			
	Form a differential pair as soon as possible when the route starts. Below is an illustration:				
Fiber-weave compensation	To minimize intra-pair skew, the following is recommended:				
	Use spread-glass (denser weave) PCB material instead of regular-glass (sparse weave).				
	 Zig-zag should be used instead of straight routing. The angle (α) of the zig-zag routing should be higher than or equal to 10 degrees. 				
	Example of zig-zag routing:				
	α		α		
Serpentine geometry	The serpentine geometry is shown on the right-side figure and must satisfy the following: $L1 \geq 3 \times W2$				
	$L2 \ge 1.5 \times L1$				
		$SS \leq 2 \times S$			
	SP should comply to the main routing spacing rule.				

Parameter	Requirement	Units	Notes		
	Example of serpe	ntine geometry	y:		
	W2	W2 SS \$\\$ \$\\$ \$\\$ \$			
Via					
GND vias placement	There should be a	at least one GN al pair. GND via	y as possible to data pair vias. D via associated with one signal a should be placed less than 1x the		
Max # of layer transitions for TX/RX	4		Do not count connection between micro-vias or micro-vias and core vias in High-Density Interconnect (HDI) designs as layer transition.		
Max via stub length	0.3	mm	 Longer via stubs would require review. Backdrill recommended for PTH stack-up, unless the impedance target can be satisfied without it. 		
Via void	stack-up.	 For Plated Through Hole (PTH) design: void all layers in the stack-up. For HDI design: void all signaling layers, including area under (or 			
Via air gap	As good practice, pad and the bour	the air gap (dis ndary of the voi it may be adjus	stance between the edge of the d as is shown below) can be ted based on the stack-up and		
		Air gap			

Parameter	Requirement	Units	Notes	
Via pad		onsidered as non-	ottom) and signal layer. Pad on -functional pad (NFP) and	
Via reference plane	(or power plane, v	Vias should only reference to one type of plane, e.g., GND plane (or power plane, which is not recommended) as shown in Scena 1 below. Referencing vias to partial plane or multiple planes (se Scenario 2) is not recommended.		
	Scenari	io 1	Scenario 2	
Stitching vias (via fence)			in case main route of TX/RX gnal to signal spacing is	
AC Capacitor				
Value	100	nF	AC coupling capacitors should be placed close to either the receiving or transmitting device.	
Maximum distance from RX/TX BGA pad (discontinuity)	6.5	mm		
Voiding	Voiding the plane the pad 3-4 mils I pad size is recom	arger than the	Example of void under the capacitor pad:	

Parameter	Requirement	Units	Notes
Miscellaneous			
Conductor bends		Routing with 90 de	rounded or bevel, as shown in egrees (Scenario 1) is not
Routing signals over void, pad, and antipads	Not allowed under	any circumstance	

- 1. Stripline routing is strongly recommended for better crosstalk performance. The two reference planes of the stripline should be solid ground layer. Microstrip routing is to be used for breakout region (usually connecting AC cap). If microstrip is needed for the entire channel, tighter trace-to-trace spacing spec should be applied. Work with your NVIDIA Applications Engineer for further details.
- 2. For the main route, if 100Ω is not achievable due to stack-up limitation, the target impedance can be relaxed to 95Ω or 85Ω . This is possible because NVIDIA UPHY pads are 85Ω . Remaining routing such as breakdown and connector areas can be relaxed to $85\Omega \sim 110\Omega$.
- 3. If routing on different layers are not applicable due to other routing constraints, routing TX and RX pairs on the same layer is acceptable if the separation between these pairs are at least 7x and 10x for stripline and microstrip respectively.
- 4. If components at both ends of the channel are placed on the same layer (e.g., all on top layer or all on bottom layer), RX routing layer should be the layer closer to component placement layer while TX routing layer can be further from the component placement layer (e.g., components all on top layer, RX on L3, TX on L5).
- 5. The maximum Trace Length has been defined by considering a maximum PCB loss budget of 6dB @ 5.5GHz (including vias and connector loss) and typical PCB material having a trace loss of less than 1.0dB/in @ 5.5GHz. If traces with higher loss and/or connectors are used, the maximum trace length may have to be adjusted accordingly to ensure that maximum PCB loss budget is not exceeded. Moreover, if a connector is used, the routing on both sides of that connector should be included for the maximum Trace Length calculation.
- 6. Channel loss (including connector if any) should comply with INF-8077i 2005 from SFF Committee i.e., 6.0dB@5.5GHz. Contact your NVIDIA Applications Engineering Team for further details.
- 7. Include only PCB trace lengths/delays for Differential P/N matching. The SoC package delays for differential signal pairs are adequately matched. Do length matching before via transitions to different layers or any discontinuity to minimize common mode conversion.
- 8. In case recommended spacing between TX and RX pairs cannot be met for designs that do not require 10Gbps speeds, that spacing could be relaxed to 6x/7x for stripline/microstrip routing cases, respectively.

7.3.2 25 GbE MGBE Design Guidelines

Most of the routing requirements for MGBE 10GbE Interface Signals listed in Table 7-23 are also applicable to MGBE 25GbE routing. The only differences to be considered are listed in Table 7-24 below.

Table 7-24. MGBE 25GbE Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Specification			
Data rate / UI period	25 / 40	Gbps / ps	Exact baud rate 25.78125GBd NRZ
Impedance Control			
Trace impedance (differential)	85	Ω	Intrinsic Zdiff, does not account for coupling from other trace pairs and Etch angle = 80°
Spacing			
Minimum trace spacing (Stripline) between: TX and RX pairs TX/RX pairs and unrelated High-Speed structures TX/RX pairs and other Low-Speed structures TX/RX pairs and edge of reference plane TX/RX pairs and power structures (plane, via or traces)	16x 16x 16x 7x 7x	Equivalent Dielectric Height (see definition in Table 1-4)	TX and RX must be routed on separate layers.
Length and Skew			
Maximum PCB loss budget	11.6	dB @12.5GHz	See Note 1
Maximum trace length	128	mm	Just for reference. See Note 2.
Differential pair uncoupled total length	41.9	ps	
Via			
GND vias placement	should be at least	three GND via ass	possible to data pair vias. There sociated with one signal via of a placed less than 1x the diff pair

Parameter	Requirement	Units	Notes
Maximum via stub Length	0	mm	No via stub allowed
Maximum # of layer transitions for TX/RX	2		Do not count connection between stacked micro-vias or micro-vias and core vias (vertically aligned) in HDI designs as layer transition.

- 1. The maximum PCB loss is the net loss budget left for the PCB traces routing. It does not account for losses created by connectors or additional elements along the PCB traces. If such elements are added to the PCB traces, the PCB loss budget must be adjusted accordingly. Contact your NVIDIA Applications Engineering team for further details.
- 2. The given maximum trace length is defined based on the maximum PCB loss budget while considering a PCB material EM370z(FR4) with 2.3dB/in losses at 12.5GHz. If PCB material with different losses is used, maximum trace length shall be adjusted accordingly. Contact your NVIDIA Applications Engineering team for further details.

Reference Clock Oscillator Requirements 7.3.3

This section describes the design guidelines for MGBE Reference Clock, including routing requirements, as well as guidelines for supporting the oscillator selection.

Most of the routing requirements for MGBE Interface Signals listed in Table 7-23 and Table 7-24 are also applicable to MGBE Reference Clock routing. The only differences to be considered are listed in Table 7-25 below.


Table 7-25. MGBE Reference Clock Routing Requirements

Parameter	Requirement	Units	Notes
Trace impedance:			
Zcm (Common mode)	25	Ω	± 10%
Zdiff (Differential)	100		
Avoid routing over voids in the GND reference in the ball-out area. The figure to the right shows a "GOOD" example, where the GND continues between the BGA balls with the Reference Clock routing staying over the GND. Avoid the "BAD" example, where the GND has a break and the signal passes over this break (or void).		GOOD	0000

Note: Reference Clock routing as microstrip carries EMI risk, which can be mitigated with suitable enclosure design.

The requirements for selecting MGBE Reference Clock Oscillator are listed in Table 7-26. They apply for all speeds supported by NVIDIA's Thor MGBE Interface.

Table 7-26. MGBE Interface Reference Clock Oscillator Requirements



- 1. The phase noise may be relaxed in case only 10G (or lower speeds) are used by MGBE. Contact your NVIDIA Applications Engineering team for further details.
- 2. The phase noise mask does not include the spurs. The power sum of all spurs should not be more than -67dBc.
- 3. The integrated jitter (including spur) of the select crystal/oscillator shall not exceed the given integrated jitter mask.

7.3.4 Camera Over Ethernet

Camera over Ethernet (CoE) is a protocol that encapsulates raw camera pixel data into Ethernet packets. When combined with the Multi GigaBit Ethernet (MGBE) engine, it provides a high bandwidth transport media that allows sensor data to bypass the CPU and be directly transferred into GPU memory. NVIDIA's Holoscan Sensor Bridge (HSB) leverages the CoE protocol to offer a highly configurable and user-friendly solution for sensor data transmission. For more details, refer to the HSB User Guide.

Chapter 8. Storage

Jetson Thor supports external storage for OS and user data.

- > NVMe through PCIe
 - PCIE C1, x1 (UPHY0 Lane [3])
 - PCIE C2, x1 (UPHYO Lane [4])
 - PCIE C3, x2 (UPHYO Lanes [7:6]) or x1 (UPHY Lane [6])
 - PCIe C4, x4 (UPHY1 Lanes [3:0]) or x2 (UPHY1 Lanes [1:0]) or x1 (UPHY1 Lane [0])
 - PCIE C5, x4 (UPHY1 Lanes [3:0]) or x2 (UPHY1 Lanes [1:0]) or x1 (UPHY1 Lane [0])
- > SSD through USB 3.2
 - USB 3.2 Port 0, 1, or 2

Chapter 9. Display

Jetson Thor supports a standard DP 1.4 or HDMI[™] v2.1 interface. They share the same set of interface pins, so either DisplayPort or HDMI can be supported natively. Multihead support through MST is included. Refer to the NVIDIA Jetson Thor Module Data Sheet for the maximum resolutions supported.



- 1. MST is only supported on DisplayPort.
- 2. Embedded DisplayPort (eDP) support is removed starting in v0.9.

Table 9-1. Jetson Thor HDMI and DP Pin Description

Module Pin #	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
Display C					
D52	DP0_D0_HDMI_ D2_N	HS_DISPO_HDMI_D2_DPO_ N	Display Port 0: HDMI Lane 2 or DP lane 0. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
D51	DP0_D0_HDMI_ D2_P	HS_DISPO_HDMI_D2_DPO_ P			
B52	DP0_D1_HDMI_ D1_N	HS_DISPO_HDMI_D1_DP1_ N	Display Port 0: HDMI Lane 1 or DP lane 1. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
B51	DP0_D1_HDMI_ D1_P	HS_DISPO_HDMI_D1_DP1_ P			
A50	DP0_D2_HDMI_ D0_N	HS_DISPO_HDMI_DO_DP2_ N	Display Port 0: HDMI Lane 0 or DP lane 2. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
A51	DP0_D2_HDMI_ D0_P	HS_DISPO_HDMI_DO_DP2_ P			
C50	DP0_D3_HDMI_ CK_N	HS_DISPO_HDMI_CK_DP3_ N	Display Port 0: HDMI CK or DP lane 3. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
C51	DP0_D3_HDMI_ CLK_P	HS_DISPO_HDMI_CK_DP3_ P			
K50	HPD0	GP253_HPD0_N	Display Port 0: Hot Plug Detect (HPD)	Bidir	CMOS - 1.8V
J50	HDMI_CEC	GP06_HDMI_CEC	HDMI CEC	Bidir	Open Drain, 1.8V

Module Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
G53	DP_AUX_CHO_P	SF_DPAUX0_P	Display Port 0 Aux+ or HDMI DDC SCL. AC-Coupled on Carrier Board	Bidir	Open-Drain, 1.8V
G54	DP_AUX_CH0_N	SF_DPAUX0_N	for DP AUX (DP) or pulled high for DDC/I2C.	Bidir	Open-Drain,
Display 1					
H48	DP1_D0_HDMI_ D2_N	HS_DISP1_HDMI_D2_DP0_ N	Display Port 1: HDMI Lane 2 or DP lane 0. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
H49	DP1_D0_HDMI_ D2_P	HS_DISP1_HDMI_D2_DP0_ P			
G50	DP1_D1_HDMI_ D1_N	HS_DISP1_HDMI_D1_DP1_ N	Display Port 1: HDMI Lane 1 or DP lane 1. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
G51	DP1_D1_HDMI_ D1_P	HS_DISP1_HDMI_D1_DP1_ P			
J48	DP1_D2_HDMI_ D0_N	HS_DISP1_HDMI_D0_DP2_ N	Display Port 1: HDMI Lane 0 or DP lane 2. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
J47	DP1_D2_HDMI_ D0_P	HS_DISP1_HDMI_D0_DP2_ P			
K47	DP1_D3_HDMI_ CK_N	HS_DISP1_HDMI_CK_DP3_ N	Display Port 1: HDMI CK or DP lane 3. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
K46	DP1_D3_HDMI_ CK_P	HS_DISP1_HDMI_CK_DP3_ P			
C18	HPD1	GP254_HPD1_N	Display Port 1: Hot Plug Detect	Bidir	CMOS - 1.8V
D16	DP_AUX_CH1_P	SF_DPAUX1_P	Display Port 1 Aux+/- or HDMI DDC	Bidir	Open-Drain,
D17	DP_AUX_CH1_N	SF_DPAUX1_N	SCL/DAT. AC-Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.		1.8V
Display 2				<u>'</u>	
A14	DP2_DO_HDMI_ D2_N	HS_DISP2_HDMI_D2_DP0_	Display Port 2: HDMI Lane 2 or DP lane 0. AC-Coupled on carrier board.	Output	HDMI/DP Diff
A15	DP2_D0_HDMI_ D2_P	HS_DISP2_HDMI_D2_DP0_	·		
J15	DP2_D1_HDMI_ D1_N	HS_DISP2_HDMI_D1_DP1_	Display Port 2: HDMI Lane 1 or DP lane 1. AC-Coupled on carrier board.	Output	HDMI/DP Diff
J14	DP2_D1_HDMI_ D1_P	HS_DISP2_HDMI_D1_DP1_			
C14	DP2_D2_HDMI_ D0_N	HS_DISP2_HDMI_D0_DP2_	Display Port 2: HDMI Lane 0 or DP lane 2. AC-Coupled on carrier board.	Output	HDMI/DP Diff
C15	DP2_D2_HDMI_ D0_P	HS_DISP2_HDMI_D0_DP2_			
G14	DP2_D3_HDMI_ CK_N	HS_DISP2_HDMI_CK_DP3_	Display Port 2: HDMI CK or DP lane 3. AC-Coupled on carrier board.	Output	HDMI/DP Diff


Module Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
G15	DP2_D3_HDMI_ CK_P	HS_DISP2_HDMI_CK_DP3_ P			
A19	HPD2	GP255_HPD2_N	Display Port 2: Hot Plug Detect	Bidir	CMOS – 1.8V
E19	DP_AUX_CH2_P	SF_DPAUX2_P	Display Port 2 Aux+ or HDMI DDC	Bidir	Open-Drain,
E18	DP_AUX_CH2_N	SF_DPAUX2_N	SCL. AC-Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.		1.8V
Display 3		•	•		•
D32	DP3_D0_HDMI_ D2_N	HS_DISP3_HDMI_D2_DP0_ N	Display Port 3: HDMI Lane 2 or DP lane 0. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
D33	DP3_D0_HDMI_ D2_P	HS_DISP3_HDMI_D2_DP0_ P			
J34	DP3_D1_HDMI_ D1_N	HS_DISP3_HDMI_D1_DP1_ N	Display Port 3: HDMI Lane 1 or DP lane 1. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
J35	DP3_D1_HDMI_ D1_P	HS_DISP3_HDMI_D1_DP1_ P			
A35	DP3_D2_HDMI_ D0_N	HS_DISP3_HDMI_D0_DP2_ N	Display Port 3: HDMI Lane 0 or DP lane 2. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
A34	DP3_D2_HDMI_ D0_P	HS_DISP3_HDMI_D0_DP2_ P			
H33	DP3_D3_HDMI_ CK_N	HS_DISP3_HDMI_CK_DP3_ N	Display Port 3: HDMI CK or DP lane 3. AC-Coupled on carrier board.	Output	HDMI/DP Diff pair
H32	DP3_D3_HDMI_ CK_P	HS_DISP3_HDMI_CK_DP3_ P			
C19	HPD3	GP256_HPD3_N	Display Port 3: Hot Plug Detect	Bidir	CMOS - 1.8V
F20	DP_AUX_CH3_P	SF_DPAUX3_P	Display Port 3 Aux+ or HDMI DDC	DDC	Open-Drain,
F21	DP_AUX_CH3_N	SF_DPAUX3_N	SCL. AC-Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.	Bidir	1.8V

- 1. In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional
- 2. The direction shown in this table for DPx_HPD is true when used for Hot Plug Detect. Otherwise, if used as GPIOs, the direction is bidirectional.

9.1 DP

The following figure shows a basic connection example to DP connectors.

Figure 9-1. **DP Connection Example**



Notes:

- 1. A Level shifter is required on HPD to avoid the pin from being driven when the module is off. The level shifter must be non-inverting (preserve polarity of the signal from the display). See level shifter detail below main figure.
- 2. Pull-up/down only required for DP.
- 3. If EMI devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing and electrical requirements of the DisplayPort specification for the modes to be supported. Any ESD solution must also maintain signal integrity and meet the DisplayPort requirements for the modes to be supported.

The following figure shows an example connection to a DP connector using an integrated PI3AUX221 device to reduce the components required for level shifting and pull-up resistors. This design also supports DP++.




Figure 9-2. DP Connection Example with Integrated PI3AUX221 Device



- 1. CEC is optional. If not required, the CEC_DP pin on the DP connector (Pin 14) left open.
- 2. If EMI devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing and electrical requirements of the DisplayPort specification for the modes to be supported. Any ESD solution must also maintain signal integrity and meet the DisplayPort requirements for the modes to be supported.

Basic DP Signal Connections Table 9-2.

Pin#	Module Pin Name	Туре	Termination	Description
D51	DP0_D0_HDMI_D2_P	0	Series 0.1uF capacitors on all lines	DP Differential Data Lanes: Connect to
D52	DP0_D0_HDMI_D2_N			matching pins on display connector. See DP/HDMI Pin Descriptions and
B51	DP0_D1_HDMI_D1_P			connection diagram for details.
B52	DP0_D1_HDMI_D1_N			
A51	DP0_D2_HDMI_D0_P			
A50	DP0_D2_HDMI_D0_N			
C51	DP0_D3_HDMI_CK_P			
C50	DP0_D3_HDMI_CK_N			
G53	DP_AUX_CH0_P	1 '	Series 0.1uF capacitors	DP: Auxiliary Channels: Connect to
G54	DP_AUX_CHO_N		DP_AUX_CHO_P pulled to GND through 100kΩ resistor. DP_AUX_CHO_N pulled to VDD_3V3_DP through 100kΩ resistor.	AUX_CH+/- on display connector.
K50	HPD0_N	I	$100 k\Omega$ series resistor and $100 k\Omega$ resistor to GND then Level shifter (non-inverting) between connector and module pin.	DP: Hot Plug Detect: Connect to HPD pin on display connector. See Connections Example figure for details.
	VDD_3V3_EDP	Р	From level shifter	DP 3.3V supply: Connect output of load switch to DP connector +3.3V pin. Connect input of load switch to VDD_3V3. Connect enable of load switch to VDD_3V3_PGOOD.

Table 9-3. DP Signal Connections for Integrated PI3AUX221 Solution


Module Pin Name	Туре	Termination	Description
DP0_D0_HDMI_D[2:0]_P/N	0	Series 0.1uF capacitors on all lines. Optional ESD to GND.	DP Differential Data Lanes: Connect to matching pins on display connector.
DP_AUX_CH0_P/N	I/OD	To PI3AUX221 with 0.1uF series capacitors on AUX2A_N/P path to connector.	DP Auxiliary Channel: Connect to PI3AUX221 device to AUX1_N/P pins. Connect PI3xxx device AUX2B_N/P pins to AUX_CH-/P pins on DP connector. Connect PI3xxx device AUX2A_N/P pins through series AC capacitors to AUX_CH-/P pins on DP connector.
HDP0	1	To PI3AUX221 through inverter then to DP connector HPD pin.	DP Hot Plug Detect: Connect to inverter output then HPD1 pin of PI3AUX221 device. Connect PI3xxx HPD2 pin to HPD pin on display connector.
HDMI_CEC	I/OD	Refer to Figure 9-4 for gating circuitry details.	Consumer Electronics Control (optional): Connect to CEC_DP pin on DP Connector through circuitry. See details under connection figure or reference design for details.

Module Pin Name	Туре	Termination	Description
VDD_3V3_EDP	Р	From level shifter	DP 3.3V supply: Connect output of load switch to DP connector +3.3V pin. Connect input of load switch to VDD_3V3. Connect enable of load switch to VDD_3V3_PGOOD.
(PI3AUX221 VREF1)	Р		PI3AUX221 Voltage Reference 1: Connect to VDD_1V8.
(PI3AUX221 VREF2)	Р		PI3AUX221 Voltage Reference 2: Connect to VDD_3V3_DP.
(PI3AUX221 SEL)	I		PI3AUX221 Mode Select: Connect to MODE pin of DP connector.

DP Routing Guidelines 9.1.1

The following figure shows the topology for DisplayPort. The table below shows the signal routing requirements including **DP_AUX**.

Figure 9-3. **DP Differential Main Link Topology**



DP Main Link Signal Routing Requirements Table 9-4.

Parameter	Requirement	Units	Notes
Specification			
Max Data Rate / Min UI			Per data lane
HBR3	8.1 / 123	Gbps / ps	
HBR2	5.4 / 185		
HBR	2.7 / 370		
RBR	1.62 / 617		
Number of Loads / Topology	1	load	Point-Point, Differential, Unidirectional
Termination	100	Ω	On die at TX/RX
Electrical Specification			·
Insertion Loss			
E-HBR @ 0.675GHz	<=0.7	dB	
PBR 0.68GHz	<=0.7		
HBR 1.35GHz	<=1.2		
HBR2 @ 2.7GHz	<=4.5		
HBR3 @ 4.05GHz	<=5.5		
Resonance dip frequency			
HBR2	>8	GHz	
HBR3	>12		

Parameter	Requirement	Units	Notes
TDR dip	>85	Ω	@ Tr-200ps (10%-90%)
TDR dip FEXT @ DC @ 2.7GHz @ 5.4GHz		IL/FEXT plot	@ Tr-200ps (10%-90%) - up to HBR2 S-parameter Plot 5 7.5 10 12.5 15 17.5 20
Impedance			4 5 6 7 8 9 1011121314151617181920 Freq. (GHz)
Trace Impedance (Diff pair)	100	Ω (±10%)	100Ω is the specification target.
	90 85		95/85Ω are implementation options (Zdiff does not account for trace coupling)
			95Ω should be used to support DP- HDMI co-layout as HDMI 2.0 requires 100Ω impedance (see HDMI section for addition of series resistor Rs). 85Ω can be used if DP only and is preferable as it provides better trace loss characteristic performance. See Note 1.
Reference Plane	GND		
Trace Length (delay), Spacing and Skev	v		
Trace loss characteristic HBR2 or lower (@ 2.7GHz) HBR3 (@405GHz)	< 0.64 <=0.9	dB/in	The following max length (delay) is derived based on this characteristic. The length (delay) constraint must be re-defined if loss characteristic is changed.
Max PCB Via dist. from module conn. RBR/HBR HBR2 and HBR3	No requirement 7.62	mm	

Parameter	Requirement	Units	Notes
Max trace length (delay) from module to connector			6.9ps/mm assumption for Stripline, 5.9ps/mm for Microstrip.
RBR/HBR		mm (ps)	octipinie, otopojimii tot wiiorooctip.
Stripline	215 (1137.5)	ππ (ρ3)	
Microstrip	215 (975)		
HBR2	213 (313)		
Stripline	184 (1260)		
Microstrip	178 (1050)		
HBR3	110 (1030)		
Stripline	162 (1120)		
Microstrip	155 (900)		
Trace spacing (Pair-Pair)	100 (000)		
Stripline	Зх	dialoctric boight	
·	4x	dielectric height	
Microstrip (HBR/RBR)			
Microstrip (HBR2/HBR3)	5x to 7x		
Trace spacing (Main Link to AUX): Stripline/Microstrip	3x / 5x	dielectric height	
Max Intra-pair (within pair) Skew	0.15 (1)	mm (ps)	Do not perform length (delay) matching within breakout region. Do trace length (delay) matching before hitting discontinuity (i.e. matching to <1ps before the vias or any discontinuity to minimize common mode conversion).
Max Inter-pair (pair-pair) Skew	150	ps	,
Via	1.22	100	
Max GND transition Via distance	< 1x	diff pair pitch	For signals switching reference
		ant pair preon	layers, add symmetrical GND stitching Via near signal Vias.
Impedance dip	≥97	Ω @ 200ps	The via dimension must be
	≥92	Ω @ 35ps	required for the HDMI-DP co-
Recommended via dimension for impedance			layout condition.
control	200/400	um	
Drill/Pad	>840	um	
Antipad	≥880	um	
Via pitch			
Topology	Y-pattern is recon keep symmetry	nmended	
	Xtalk suppression Y-pattern. It can a limit of pair-pair d	ilso reduce the	
	For in-line via, the via of one lane to from another lane center-center.	the adjacent via	-1.2mm
GND via	Place GND via as s possible to data p four signal vias (tv share a single GNI	air vias. Up to wo diff pairs) can	GND via is used to maintain return path, while its Xtalk suppression is limited

Parameter	Requirement	Units	Notes
Max # of Vias	-	'	
PTH vias	Four if all vias are	PTH via	
Micro Vias	Not limited as longous meets IL spec	•	
Max Via Stub Length	0.4	mm	
AC Cap			
Value	0.1	uF	Discrete 0402
Max Dist. from AC cap to connector			
RBR/HBR	No requirement	in	
HBR2/HBR3	0.5		
Voiding			HBR2: Voiding the plane directly
RBR/HBR	No requirement		under the pad ~0.1mm larger than
HBR2/HBR3	Voiding required		the pad size is recommended.
Serpentine (See USB 3.2 Guidelines)			
Connector			
Voiding			HBR2: Standard DP Connector:
RBR/HBR	No requirement		Voiding requirement is stack-up
HBR2/HBR3	Voiding required		dependent. For typical stack-ups,
			voiding on the layer under the
			connector pad is required to be
			5.7mil larger than the connector pad.
General	·		

1. For DP, the specification puts a higher priority on the trace loss characteristic than on the impedance. However, before selecting 85Ω for impedance, it is important to make sure the selected stack-up, material and trace dimension can achieve the needed low loss characteristic.

Keep critical PCIe traces away from other signal traces or unrelated power traces/areas or power supply components

- 2. The average of the differential signals is used for length/delay matching.
- 3. Do not perform length/delay matching within breakout region. Recommend doing trace length/delay matching to <1ps before vias or any discontinuity to minimize common mode conversion

Table 9-5. Recommended DP Test Points for Initial Boards


Test Points Recommended	Location
One for each signal line.	Near display connector. Connector pins can be used if accessible.

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs and keep pads small and near signal traces

9.2 **HDMI**

The following figure shows the connection example for an HDMI connector.

Figure 9-4. **HDMI Connection Example**





- 1. Load switch circuit is intended to remove power to the HDMI connector, etc., to avoid backdrive on signals to the module. Other mechanisms may be used but must prevent module pins being driven when the module is off.
- 2. Level shifters required on DDC/HPD. Jetson Thor pads are not 5V tolerant and cannot directly meet HDMI VIL/VIH requirements. HPD level shifter can be non-inverting or inverting.
- 3. If EMI/ESD devices are necessary, they must be tuned to minimize the impact to signal quality, which must meet the timing and electrical requirements of the HDMI specification for the modes to be supported. See requirements and recommendations in the related sections of Table 9-7.
- 4. HDMI_DP2_TXx pads are native DP pads and require series AC capacitors and pulldowns (RPDs) to be HDMI compliant. The 499Ω , 1% pull-downs must be disabled when

SoC is off to meet the HDMI VOFF requirement. The FET enables the pull-downs when the HDMI interface is to be used. Chokes between pull-downs and FET are required for Standard Technology designs and recommended for HDI designs.

Table 9-6. **HDMI Signal Connections**


Pin#	Module Pin Name	Туре	Termination (See Note on ESD)	Description
K47	DP1_D3_HDMI_CK_N	DIFF	0.1uF series AC _{CAP} \rightarrow 499 Ω to	HDMI Differential Clock: Connect
K46	DP1_D3_HDMI_CK_P	OUT	GND (R_{PD}) -> EMI/ESD (if required), then $\leq 6\Omega$ series	to C-/C+ and pins on HDMI connector
J47	DP1_D2_HDMI_D0_N	DIFF OUT	register (Rs if required).	HDMI Differential Data: Connect to D[2:0]+/- pins. See Table 9-1 and
J48	DP1_D2_HDMI_D0_P			connection diagram.
G51	DP1_D1_HDMI_D1_N			
G50	DP1_D1_HDMI_D1_P			
H49	DP1_D0_HDMI_D2_N			
H48	DP1_D0_HDMI_D2_P			
C18	HPD1	I	Thor module to Connector: $10k\Omega$ PU to $1.8V \rightarrow$ level shifter \rightarrow $100k\Omega$ series resistor. $100k\Omega$ to GND on connector side.	HDMI Hot Plug Detect: Connect to HPD pin on HDMI Connector
J50	HDMI_CEC	I/OD	Gating circuitry. See details under connection figure or reference design for details.	HDMI Consumer Electronics Control: Connect to CEC on HDMI Connector through circuitry.
D17	DP_AUX_CH1_N	",	From Thor module to Connector:	HDMI: DDC Interface - Clock and
D16	DP_AUX_CH1_P		10kΩ PU to 3.3V → level shifter → 1.8kΩ PU to 5V → connector pin. See details under connection figure for recommended level shifter circuit.	Data: Connect DPx_AUX_CH+ to SCL and DPx_AUX_CH- to SDA on HDMI connector
	HDMI 5V Supply	Р	Adequate decoupling (0.1uF and 10uF recommended) on supply near connector.	HDMI 5V supply to connector: Connect to +5V on HDMI connector.

Note: Any ESD and/or EMI solutions must support targeted modes (frequencies).

HDMI Design Guidelines 9.2.1

The following figure illustrates the HDMI clock and data topology.

Figure 9-5. **HDMI CLK and Data Topology**



- 1. RPD pad must be on the main trace. RPD and ACCAP must be on same layer.
- 2. Chokes (600 Ω @ 100 MHz) or narrow traces (1 uH@DC-100 MHz) between pull-downs and FET are required for Standard Technology (through-hole) designs and recommended for HDI designs.
- 3. The trace after the main route via should be routed on the top or bottom layer of the PCB, and either with 100Ω (for HDMI 2.0 HF 1-9 test) differential impedance, or as uncoupled 50 Ω Single Ended traces.

Table 9-7. **HDMI Interface Signal Routing Requirements**

Parameter	Requirement	Units	Notes
Electrical Specification			
	<= 1.7 <= 2 <= 3 < 4.3	dB @ 1GHz dB @ 1.5GHz dB @ 3GHz dB @ 6GHz	For HDMI 2.0, 6dB and 6GHz is supported.
resonance dip frequency TDR dip	> 12 >= 85	GHz Ω @ Tr=200ps	10%-90%. If TDR dip is 75~850hm
			that dip width should be < 250ps
FEXT	<= -50	dB at DC	
	<= -40 <= -40	dB at 3GHz dB at 6GHz	
	IL/FEX	T plot	TDR plot

Parameter	Requirement	Units	Notes
	10 S.	parameter Plot 5	TDR Plot 125 115 115 116 117 118 119 119 119 119 119 119 119 119 119
Impedance			
Trace Impedance Diff pair	100	Ω	$\pm 10\%$. Target is 100Ω . 95Ω for the breakout and main route is an implementation option.
Reference plane	GND		
Trace Length (delay), Spacing and Skew			
Trace loss characteristic:	< 1.1 < 0.8 < 0.4	dB/in. @ 6GHz dB/in. @ 3GHz dB/in. @ 1.5GHz	The max length (delay) is derived based on this characteristic. The length (delay) constraint must be redefined if the loss characteristic is changed.
Min Trace spacing (Pair-Pair) Stripline: 2.1 Stripline: 1.4b/2.0 Microstrip: 2.1 Microstrip: 1.4b/2.0	4x 3x 7x 5x to 7x	dielectric height	For Stripline, this is 3x of the thinner of above and below.
Min Trace spacing (Main Link to DDC) Stripline Microstrip	3x 5x	dielectric height	For Stripline, this is 3x of the thinner of above and below.
Max Total Delay (2.1) Stripline (4x spacing) Microstrip (7x spacing)	76 (535) 63.5 (375)	mm (ps)	Propagation delay: 6.9ps/mm assumption for Stripline, 5.9ps/mm for Microstrip.
Max Total Delay (1.4b/2.0) Stripline Microstrip (5x spacing) Microstrip (7x spacing)	101 (700) 88.5 (525) 101 (600)	mm (ps)	Propagation delay: 6.9ps/mm assumption for Stripline, 5.9ps/mm for Microstrip.
Max Intra-Pair (within pair) Skew	0.15 (1)	mm (ps)	See Notes 1, 2, and 3
Max Inter-Pair (pair to pair) Skew	150	ps	See Notes 1, 2, and 3
Max GND transition Via distance	lx	Diff pair via pitch	For signals switching reference layers, add one or two ground stitching vias. It is recommended they be symmetrical to signal vias.
Via			
Topology	Y-pattern is reco		Xtalk suppression is the best by Y-pattern. Also, it can reduce the limit
Minimum Impedance dip Recommended via dimension for impedance	≥97 ≥92	Ω @ 200ps Ω @ 35ps	of pair-pair distance. Need review (NEXT/FEXT check) if via placement is not Y-pattern.
control Drill/Pad Antipad Via pitch	200/400 >840 ≥880	um um um	

	Requirem	ent Units	Notes
GND via	possible to of four signal v	via as symmetrically as data pair vias. Up to vias (two diff pairs) single GND return via	GND via is used to maintain return path, while its Xtalk suppression is limited
Connector pin via	connector p routed on th to avoid via spacing (0.8 adjacent sig	n trace to the in via should be ne BOTTOM in order stub effect. Equal imm) between inal vias. The x-axis tween signal and GND e > 0.6mm	0.8mm 0.8mm 0.8mm 0.8mm 0.8mm 0.8mm 0.8mm 0.8mm
Max # of Vias			
PTH vias		as are PTH via	
Micro Vias	Not limited channel loss specification		
	No breakout	t: ≤ 3 vias	Breakout on the same layer as main trunk: ≤ 4 vias
	GPU		
	CORE CORI	E CORE	GPU HDM
		Accap+Rpd CKT+Rs	CORE CORE CORE CORE Accop+Rpd CXT+Rs
Max Via Stub Length	0.4	mm	Long via stub requires review (IL and resonance dip check)
Serpentine (refer to the USB 3.2 Guideline	5)		processing and an arrangement of the second
Topology (Figure 9-5)	•		
The main-route via dimensions should comply w	th the via struc	ture rules (See Via sec	tion)
For the connector pin vias, follow the rules for the			
The traces after main-route via should be routed	l as 100Ω differ	ential or as uncoupled	500hm Single-ended traces on PCB
Top or Bottom.			300mm Single chied traces on 1 CB
Top or Bottom. Maximum distance from RPD to main trace (seg	B) 1	mm	Sooilin Single crided traces on Feb
Maximum distance from RPD to main trace (seg Maximum distance from AC cap to RPD stubbing point (seg A)			Soonin Single chaca traces on res
Maximum distance from RPD to main trace (seg Maximum distance from AC cap to RPD stubbing point (seg A) Pull-down Register (RPD). Choke/FET		mm	Sooilin Single chaca traces on rep
Maximum distance from RPD to main trace (seg Maximum distance from AC cap to RPD stubbing point (seg A) Pull-down Register (RPD). Choke/FET Series Resistor (RS)	g ~0	mm mm	
Maximum distance from RPD to main trace (seg Maximum distance from AC cap to RPD stubbing point (seg A) Pull-down Register (RPD). Choke/FET Series Resistor (RS) Series resistor on P/N path for HDMI 2.0 but not	g ~0	mm mm	
Maximum distance from RPD to main trace (seg Maximum distance from AC cap to RPD stubbing point (seg A) Pull-down Register (RPD). Choke/FET Series Resistor (RS) Series resistor on P/N path for HDMI 2.0 but not Maximum distance between ESD and signal via	g ~0	mm mm	
Maximum distance from RPD to main trace (seg Maximum distance from AC cap to RPD stubbing point (seg A) Pull-down Register (RPD). Choke/FET Series Resistor (RS) Series resistor on P/N path for HDMI 2.0 but not Maximum distance between ESD and signal via Add-on Components	required for HI	mm mm	meet HDMI2.0 Compliance)
Maximum distance from RPD to main trace (seg Maximum distance from AC cap to RPD stubbing point (seg A) Pull-down Register (RPD). Choke/FET Series Resistor (RS) Series resistor on P/N path for HDMI 2.0 but not Maximum distance between ESD and signal via	g ~0	mm mm	
Maximum distance from RPD to main trace (seg Maximum distance from AC cap to RPD stubbing point (seg A) Pull-down Register (RPD). Choke/FET Series Resistor (RS) Series resistor on P/N path for HDMI 2.0 but not Maximum distance between ESD and signal via Add-on Components Example of a case where space is limited for	required for HI	mm mm	meet HDMI2.0 Compliance)

Parameter	Requirement	Units	Notes
Max via distance from BGA	7.62 (52.5)	mm (ps)	
Location	Must be placed by resistor	pefore pull-down	The distance between the AC cap and the HDMI connector is not restricted.
Placement PTH design Micro-Via design		tom layer if main- layer if main-rou	-route above core te below core
Void	GND (or PWR) vo the cap is needed SMT area + 1x di keepout distance	d. Void size = electric height	
Pull-down Resistor (RPD), choke/FET			
Value	499	Ω	
Location	Must be placed a	after AC cap	1000hm diff. trace
Layer of placement	Same layer as AC and choke can be opposite layer th	e placed on the	Main-route Via with short stub and opposite side
Choke between RPD and FET			Can be choke or Trace.
Choke Max Trace Rdc Max Trace length	600 or 1 ≤20 4	Ω@100MHz uH@DC- 100MHz mΩ	Recommended option for HDMI2.0 HF1-9 improvement.
Void	GND/PWR void u	mm Inder/above cap	
Common-Mode Choke (Stuffing option – no	<u> </u>	MI issue is seer	1)
Common-mode impedance @ 100MHz			TDK ACM2012D-900-2P
Min Max	65 90	Ω	1000
RDC	<=0.3ohm		Common mode
Differential TDR impedance	90ohm +/-15% @ Tr=200ps (10%-90%)		Common mode Common mode Differential mode
Min Sdd21 @ 2.5GHz	2.22	dB	1 10 100 1000 10000
Max Scc21 @ 2.5GHz	19.2	dB	Frequency(MHz)
Location	Close to any adja discontinuity (< & connector, via, et	3mm) – such as	
ESD (On-chip protection diode is able to wit include ESD footprint as a stuffing option)	hstand 2kV HMN	И. External ESD	is optional. Designs should
Max junction capacitance (IO to GND)	0.35	pF	e.g., ON-semiconductor ESD8040
Footprint	Pad right on the trace stub	net instead of	N. N. OUT.N
Location	After pull-down i before RS	resistor/CMC and	

Parameter	Requirement Units	Notes	
Void	GND/PWR void under/above the cap is needed. Void size = 1 mm x 2mm for 1 pair		
Connector			
Connector Voiding	Voiding the ground below the signal lanes 0.1448(5.7mil) larger than the pin itself		
General			
Routing over Voids	Routing over voids is not allowed a signal is routed to.	except void around device ball/pin the	
Noise Coupling	and RSET trace away from other s	Keep critical HDMI related traces including differential clock/data trace and RSET trace away from other signal traces or unrelated power traces/areas or power supply components	

- 1. The average of the differential signals is used for length/delay matching.
- 2. Do not perform length/delay matching within breakout region. Recommend doing trace length/delay matching to <1ps before vias or any discontinuity to minimize common mode conversion
- 3. If routing includes a flex or 2nd PCB, the maximum trace delay and skew calculations must include all the PCBs/flex routing. Solutions with flex/2nd PCB may not achieve maximum frequency operation.

Table 9-8. Recommended HDMI and DP Test Points for Initial Boards

Test Points Recommended	Location
One for each signal line.	Near display connector. Connector pins can be used if accessible.

Note: Test points must be done carefully to maximize integrity. Avoid stubs and keep pads small and near signal traces.

Chapter 10. Video Input

The Jetson Thor supports four MIPI CSI x4 bricks, allowing a variety of device types and combinations to be supported. Up to four quad lane cameras or four dual lane cameras plus two quad lane cameras or six dual lane cameras (total of six in any configuration) are available. Both MIPI D-PHY and C-PHY mode are supported. In D-PHY mode, each data channel has peak bandwidth of up to 2.5 Gbps. For C-PHY, each lane (Trio) supports up to 4.5 Gsps.



Note: Maximum data rate may be limited by use case and memory bandwidth.

Table 10-1. **Jetson Thor CSI Pin Description**

Pin#	Module Pin Name	SoC Ball Name	Usage/Description (See Note 2)	Direction	Pin Type
E42	CSI0_D0_P	HS_CSIO_DO_P	Camera, CSI 0: DPHY Data 0+, CPHY Lane 0:A	Input	MIPI D-PHY/
E41	CSI0_D0_N	HS_CSI0_D0_N	Camera, CSI 0: DPHY Data 0-, CPHY Lane 0:B		C-PHY
F43	CSIO_CLK_P	HS_CSIO_CLK_P	Camera, CSI 0: DPHY Clock+, CPHY Lane 0:C		
F42	CSIO_CLK_N	HS_CSIO_CLK_N	Camera, CSI 0: DPHY Clock-, CPHY Lane 1:C		
E39	CSI0_D1_P	HS_CSIO_D1_P	Camera, CSI 0: DPHY Data 1+, CPHY Lane 1:A		
E38	CSI0_D1_N	HS_CSIO_D1_N	Camera, CSI 0: DPHY Data 1-, CPHY Lane 1:B		
G41	CSI1_D0_P	HS_CSI1_D0_P	Camera, CSI 1: DPHY Data 0+, CPHY Lane 0:A	Input	MIPI D-PHY/
G42	CSI1_D0_N	HS_CSI1_D0_N	Camera, CSI 1: DPHY Data 0-, CPHY Lane 0:B		C-PHY
H43	CSI1_CLK_P	HS_CSI1_CLK_P	Camera, CSI 1: DPHY Clock+, CPHY Lane 0:C		
H42	CSI1_CLK_N	HS_CSI1_CLK_N	Camera, CSI 1: DPHY Clock-, CPHY Lane 1:C		
J41	CSI1_D1_P	HS_CSI1_D1_P	Camera, CSI 1: DPHY Data 1+, CPHY Lane 1:A		
J42	CSI1_D1_N	HS_CSI1_D1_N	Camera, CSI 1: DPHY Data 1-, CPHY Lane 1:B		
A41	CSI2_D0_P	HS_CSI2_D0_P	Camera, CSI 2: DPHY Data 0+, CPHY Lane 0:A	Input	MIPI D-PHY/
A42	CSI2_D0_N	HS_CSI2_D0_N	Camera, CSI 2: DPHY Data 0-, CPHY Lane 0:B		C-PHY
B43	CSI2_CLK_P	HS_CSI2_CLK_P	Camera, CSI 2: DPHY Clock+, CPHY Lane 0:C		
B42	CSI2_CLK_N	HS_CSI2_CLK_N	Camera, CSI 2: DPHY Clock-, CPHY Lane 1:C		
C42	CSI2_D1_P	HS_CSI2_D1_P	Camera, CSI 2: DPHY Data 1+, CPHY Lane 1:A		
C41	CSI2_D1_N	HS_CSI2_D1_N	Camera, CSI 2: DPHY Data 1-, CPHY Lane 1:B		
E45	CSI3_D0_P	HS_CSI3_D0_P	Camera, CSI 3: DPHY Data 0+, CPHY Lane 0:A	Input	MIPI D-PHY/
E44	CSI3_D0_N	HS_CSI3_D0_N	Camera, CSI 3: DPHY Data 0-, CPHY Lane 0:B		C-PHY
F46	CSI3_CLK_P	HS_CSI3_CLK_P	Camera, CSI 3: DPHY Clock+, CPHY Lane 0:C		

Pin#	Module Pin Name	SoC Ball Name	Usage/Description (See Note 2)	Direction	Pin Type
F45	CSI3_CLK_N	HS_CSI3_CLK_N	Camera, CSI 3: DPHY Clock-, CPHY Lane 1:C		
G44	CSI3_D1_P	HS_CSI3_D1_P	Camera, CSI 3: DPHY Data 1+, CPHY Lane 1:A		
G45	CSI3_D1_N	HS_CSI3_D1_N	Camera, CSI 3: DPHY Data 1-, CPHY Lane 1:B		
G48	CSI4_D0_P	HS_CSI4_D0_P	Camera, CSI 4: DPHY Data 0+, CPHY Lane 0:A	Input	MIPI D-PHY/
G47	CSI4_D0_N	HS_CSI4_D0_N	Camera, CSI 4: DPHY Data 0-, CPHY Lane 0:B		C-PHY
F48	CSI4_CLK_P	HS_CSI4_CLK_P	Camera, CSI 4: DPHY Clock+, CPHY Lane 0:C		
F49	CSI4_CLK_N	HS_CSI4_CLK_N	Camera, CSI 4: DPHY Clock-, CPHY Lane 1:C		
E47	CSI4_D1_P	HS_CSI4_D1_P	Camera, CSI 4: DPHY Data 1+, CPHY Lane 1:A		
E48	CSI4_D1_N	HS_CSI4_D1_N	Camera, CSI 4: DPHY Data 1-, CPHY Lane 1:B		
D42	CSI5_D0_P	HS_CSI5_D0_P	Camera, CSI 5: DPHY Data 0+, CPHY Lane 0:A	Input	MIPI D-PHY/
D43	CSI5_D0_N	HS_CSI5_D0_N	Camera, CSI 5: DPHY Data 0-, CPHY Lane 0:B		C-PHY
C44	CSI5_CLK_P	HS_CSI5_CLK_P	Camera, CSI 5: DPHY Clock+, CPHY Lane 0:C		
C45	CSI5_CLK_N	HS_CSI5_CLK_N	Camera, CSI 5: DPHY Clock-, CPHY Lane 1:C		
D46	CSI5_D1_P	HS_CSI5_D1_P	Camera, CSI 5: DPHY Data 1+, CPHY Lane 1:A		
D45	CSI5_D1_N	HS_CSI5_D1_N	Camera, CSI 5: DPHY Data 1-, CPHY Lane 1:B		
K44	CSI6_D0_P	HS_CSI6_D0_P	Camera, CSI 6: DPHY Data 0+, CPHY Lane 0:A	Input	MIPI D-PHY/
K43	CSI6_D0_N	HS_CSI6_D0_N	Camera, CSI 6: DPHY Data 0-, CPHY Lane 0:B		C-PHY
J44	CSI6_CLK_P	HS_CSI6_CLK_P	Camera, CSI 6: DPHY Clock+, CPHY Lane 0:C		
J45	CSI6_CLK_N	HS_CSI6_CLK_N	Camera, CSI 6: DPHY Clock-, CPHY Lane 61:C		
H46	CSI6_D1_P	HS_CSI6_D1_P	Camera, CSI 6: DPHY Data 1+, CPHY Lane 1:A		
H45	CSI6_D1_N	HS_CSI6_D1_N	Camera, CSI 6: DPHY Data 1-, CPHY Lane 1:B		
A44	CSI7_D0_P	HS_CSI7_D0_P	Camera, CSI 7: DPHY Data 0+, CPHY Lane 0:A	Input	MIPI D-PHY/
A45	CSI7_D0_N	HS_CSI7_D0_N	Camera, CSI 7: DPHY Data 0-, CPHY Lane 0:B		C-PHY
B45	CSI7_CLK_P	HS_CSI7_CLK_P	Camera, CSI 7: DPHY Clock+, CPHY Lane 0:C		
B46	CSI7_CLK_N	HS_CSI7_CLK_N	Camera, CSI 7: DPHY Clock-, CPHY Lane 1:C		
C47	CSI7_D1_P	HS_CSI7_D1_P	Camera, CSI 7: DPHY Data 1+, CPHY Lane 1:A		
C48	CSI7_D1_N	HS_CSI7_D1_N	Camera, CSI 7: DPHY Data 1-, CPHY Lane 1:B		

- 1. In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.
- 2. The mapping of CSI CPHY signals inside Thor to the Thor pins is programmable. The default mapping is shown in the figure. Other mappings are possible and may be required in some cases.

CSI Configurations for D-PHY Table 10-2.

Module Pin	x2 Configurations							x4 Configurations			
Name	#1	#2	#3	#4	#5	#6	#1	#2	#3	#4	
CSIO_DO_P/N	Data										
CSIO_D1_P/N	Data						Date				
CSI1_D0_P/N		Data					Data				
CSI1_D1_P/N		Data									
CSI2_D0_P/N			Data								
CSI2_D1_P/N			Data					Doto			
CSI3_D0_P/N				Data				Data			
CSI3_D1_P/N				Data							
CSI4_D0_P/N					Doto						
CSI4_D1_P/N					Data				Data		
CSI5_D0_P/N								_	Data		
CSI5_D1_P/N											
CSI6_D0_P/N						Data					
CSI6_D1_P/N						Data				Data	
CSI7_D0_P/N										Data	
CSI7_D1_P/N											
CSIO_CLK_P/N	Clk						Clk				
CSI1_CLK_P/N		Clk									
CSI2_CLK_P/N			Clk					Clk			
CSI3_CLK_P/N				Clk							
CSI4_CLK_P/N					Clk				Clk		
CSI5_CLK_P/N											
CSI6_CLK_P/N						Clk				Clk	
CSI7_CLK_P/N											

- 1. Each 2-lane option shown in this table can also be used for one single lane camera as well.
- 2. Combinations of 1, 2, and 4-lane cameras are supported, as long as any 4-lane cameras match one of the four configurations.

CSI Configurations for C-PHY -x2 and x4 Table 10-3.

		2-Trio Configs				1-Trio	Config	js			
Camera #	C-PHY Lanes	#1	#2	#3	#4	#5	#6	#1	#2	#3	#4
SoC Balls											
HS_CSIO_CLK_P, HS_CSIO_DO_P/N	0:0	√						V			
HS_CSIO_CLK_N, HS_CSIO_D1_P/N	0:1	V						1			
HS_CSI1_CLK_P, HS_CSI1_D0_P/N	1:0		1					1			
HS_CIS1_CLK_N, HS_CSI1_D1_P/N	1:1		1					1			
HS_CSI2_CLK_P, HS_CSI2_D0_P/N	2:0			V					√		
HS_CSI2_CLK_N, HS_CSI2_D1_P/N	2:1			V					√		
HS_CSI3_CLK_P, HS_CSI3_D0_P/N	3:0				√				√		
HS_CSI3_CLK_N, HS_CSI3_D1_P/N	3:1				√				√		
HS_CSI4_CLK_P, HS_CSI4_D0_P/N	4:0					1				V	
HS_CSI4_CLK_N, HS_CSI4_D1_P/N	4:1					V				√	
HS_CSI5_CLK_P, HS_CSI5_D0_P/N	5:0									V	
HS_CSI5_CLK_N, HS_CSI5_D1_P/N	5:1									V	
HS_CSI6_CLK_P, HS_CSI6_D0_P/N	6:0						√				V
HS_CSI6_CLK_N, HS_CSI6_D1_P/N	6:1						V				√
HS_CSI7_CLK_P, HS_CSI7_D0_P/N	7:0										V
HS_CSI7_CLK_N, HS_CSI7_D1_P/N	7:1										V

Notes: Each x2 configurations can also be used for one single lane camera (x1 configuration) as well. Configurations can coexist to support a mix of x1, x2, and x4 lanes, if each signal is not shared between multiple configurations.

Table 10-4. CSI Configurations C-PHY – x3 and x1

Camera #	x4 Blocks	C-PHY Lanes	#1	#2	#3	#4	#5	#6
SoC Balls	DIUCKS	Lailes						
HS_CSIO_CLK_P, HS_CSIO_DO_P/N		0:0	√					
HS_CISO_CLK_N, HS_CSIO_D1_P/N	0	0:1	√					
HS_CSI1_CLK_P, HS_CSI1_D0_P/N		1:0	√					
HS_CSI1_CLK_N, HS_CSI1_D1_P/N		1:1		V				
HS_CSI2_CLK_P, HS_CSI2_D0_P/N		2:0			V			
HS_CSI2_CLK_N, HS_CSI2_D1_P/N	1	2:1			V			
HS_CSI3_CLK_P, HS_CSI3_D0_P/N		3:0			V			
HS_CSI3_CLK_N, HS_CSI3_D1_P/N		3:1				√		
HS_CSI4_CLK_P, HS_CSI4_D0_P/N		4:0					√	
HS_CSI4_CLK_N, HS_CSI4_D1_P/N		4:1					√	
HS_CSI5_CLK_P, HS_CSI5_D0_P/N	2	5:0					√	
HS_CSI5_CLK_N, HS_CSI5_D1_P/N		5:1						
HS_CSI6_CLK_P, HS_CSI6_D0_P/N		6:0						√
HS_CSI6_CLK_N, HS_CSI6_D1_P/N	3	6:1						1
HS_CSI7_CLK_P, HS_CSI7_D0_P/N	3	7:0						√
HS_CSI7_CLK_N, HS_CSI7_D1_P/N		7:1						

Note: Each of the above blocks (x4) can be swapped for one of the 2x2 or 1x4 configurations.

Thor Module SoC CSI DPHY HS_CSIO_CLK_N

HS_CSIO_CLK_P

HS_CSIO_DO_N

HS_CSIO_DO_P

HS_CSIO_D1_N

HS_CSIO_D1_P

#S_CSIO_D1_P CSI0_CLK_N F42 CSI0_CLK_P F43 CSI0_D0_N E41 CSI0_D0_P F42 CSI0_D1_N E38 CSI0_D1_P E39 4-Lane (CSI1_CLK not used) HS_CSI1_CLK_N
HS_CSI1_CLK_P
HS_CSI1_DO_N CSI1 CLK N H42 CSI1_CLK_P H43 CSI1_D0_N G42 HS_CSI1_D0_N
HS_CSI1_D0_P
HS_CSI1_D1_N
HS_CSI1_D1_P 2-Lane CSI1_D0_P G41 CSI1_D1_N J42 CSI1_D1_P J41 CSI2_CLK_N CSI2_CLK_P B43 CSI2_D0_N A42 CSI2_D0_P 2-Lane A41 CSI2_D1_N C41 CSI2_D1_P C42 HS_CSI3_CLK_P HS_CSI3_DD_N HS_CSI3_DD_P HS_CSI3_D1_N HS_CSI3_D1_P CSI3_CLK_N (CSI3_CLK not used) CSI3_CLK_P F46 CSI3_D0_N E44 CSI3_D0_P 2-Lane E45 CSI3_D1_N G45 CSI3_D1_P G44 CSI4_CLK_N HS CSI4_CLK_N ◀ F49 HS_CSI4_CLK_P HS_CSI4_DO_N HS_CSI4_DO_P CSI4_CLK_P F48 CSI4_D0_N G47 2-Lane CSI4_D0_P G48 HS CSI4_D1_P CSI4_D1_N CSI4_D1_P E47 4-Lane (CSI5_CLK not used) CSI5 CLK N [HS_CSI5_CLK_N C45 HS_CSI5_CLK_P HS_CSI5_DO_N HS_CSI5_DO_P CSI5_CLK_P C44 CSI5_D0_N D43 CSI5 D0 P HS_CSI5_D0_P D42 HS_CSI5_D1_N HS_CSI5_D1_P CSI5_D1_N D45 CSI5 D1 P D46 CSI6 CLK N J45 CSI6_CLK_P CSI6 DO N K43 CSI6_D0_P K44 CSI6_D1_N HS_CSI6_D1_N H45 CSI6_D1_P HS CSI6 D1 P ◀ H46 (CSI7_CLK not used) HS_CSI7_CLK_N HS_CSI7_CLK_P HS_CSI7_DO_N HS_CSI7_DO_P HS_CSI7_D1_N CSI7_CLK_N B46 CSI7_CLK_P B45 CSI7_D0_N A45 CSI7_D0_P A44 CSI7_D1_N HS_CSI7_D1_N C48 CSI7_D1_P HS_CSI7_D1_P

Figure 10-1. Camera CSI D-PHY Connections



Note: Any EMI/ESD devices must be tuned to minimize impact on signal quality and meet the timing and Vil/Vih requirements at the receiver and maintain signal quality and meet requirements for the frequencies supported by the design.

Thor Module SoC CSI CPHY CPHY_00_A CSI 0 D0 P HS_CSIO_CLK_P F42 CPHY_00_B CSI_0_D0_N HS_CSIO_CLK_N E41 CPHY_00_C CSI_0_CLK_P HS_CSIO_DO_P F43 2-Trios HS CSIO DO N CPHY_01_A CSI_0_CLK_N F42 CPHY_01_B HS_CSIO_D1_P CSI_0_D1_P 3-Trios E39 HS_CSIO_D1_N CPHY_01_C CSI 0 D1 N E38 4-Trios CPHY_10_A CSI_1_D0_P HS_CSI1_CLK_P G41 CSI_1_D0_N CPHY_10_B HS_CSI1_CLK_N G42 CPHY_10_C CSI 1 CLK P HS_CSI1_D0_P H43 2-Trios HS_CSI1_D0_N CSI_1_CLK_N CPHY_11_A H42 CPHY_11_B HS_CSI1_D1_P CSI_1_D1_P 1-Trio J41 CPHY_11_C HS_CSI1_D1_N CSI_1_D1_N 142 CPHY_20_A CSI_2_D0_P HS CSI2 CLK P CPHY_20_B CSI_2_D0_N HS_CSI2_CLK_N A42 CPHY_20_C CSI_2_CLK_P HS_CSI2_D0_P B4 3 2-Trios HS_CSI2_D0_N CPHY_21_A CSI_2_CLK_N B4 2 HS_CSI2_D1_P CSI_2_D1_P CPHY_21_B C42 3-Trios HS_CSI2_D1_N CPHY_21_C CSI_2_D1_N C41 4-Trios CPHY_30_A CSI_3_D0_P HS_CSI3_CLK_P CSI_3_D0_N CPHY_30_B HS_CSI3_CLK_N E44 CPHY_30_C CSI_3_CLK_P HS_CSI3_D0_P 2-Trios HS_CSI3_D0_N CPHY_31_A CSI_3_CLK_N **EMI** HS_CSI3_D1_P CSI_3_D1_P CPHY_31_B 1-Trio G44 CPHY_31_C & HS_CSI3_D1_N CSI_3_D1_N CPHY_40_A ESD CSI_4_D0_P HS_CSI4_CLK_P G48 CSI_4_D0_N CPHY_40_B HS_CSI4_CLK_N G47 CPHY_40_C CSI_4_CLK_P HS_CSI4_D0_P 2-Trios HS CSI4_D0_N CPHY_41_A CSI_4_CLK_N HS_CSI4_D1_P CPHY_41_B CSI_4_D1_P E47 3-Trios CPHY_41_C HS_CSI4_D1_N CSI_4_D1_N 4-Trios CPHY_50_A CSI_5_D0_P HS_CSI5_CLK_P CPHY_50_B CSI_5_D0_N HS_CSI5_CLK_N D43 CPHY_50_C CSI_5_CLK_P HS CSI5 DO P HS_CSI5_D0_N CPHY_51_A CSI_5_CLK_N HS_CSI5_D1_P CSI_5_D1_P CPHY_51_B D46 CPHY_51_C HS_CSI5_D1_N CSI_5_D1_N CPHY_60_A CSI_6_D0_P HS CSI6 CLK P CPHY_60_B CSI_6_D0_N HS_CSI6_CLK_N K43 CPHY_60_C CSI_6_CLK_P HS_CSI6_D0_P 2-Trios HS CSI6 DO N CPHY_61_A CSI_6_CLK_N HS_CSI6_D1_P CPHY_61_B CSI_6_D1_P 3-Trios H46 CPHY_61_C HS_CSI6_D1_N CSI_6_D1_N 4-Trios CPHY_70_A CSI_7_D0_P HS_CSI7_CLK_P CPHY_70_B CSI_7_D0_N HS_CSI7_CLK_N Δ45 CPHY 70 C CSI_7_CLK_P HS_CSI7_D0_P HS_CSI7_D0_N CPHY_71_A CSI_7_CLK_N HS CSI7 D1 P CSI_7_D1_P CPHY_71_B C47 HS_CSI7_D1_N CPHY_71_C CSI_7_D1_N

Figure 10-2. Camera CSI C-PHY Connections



- 1. The mapping of CSI CPHY signals inside Thor to the Thor pins is programmable. The default mapping is shown in the figure. Other mappings are possible and may be required in some cases. Contact the NVIDIA Application Engineering team for further mapping information.
- 2. Any EMI/ESD devices must be tuned to minimize impact to signal quality and meet the timing and Vil/Vih requirements at the receiver and maintain signal quality and meet requirements for the frequencies supported by the design.

Table 10-5. MIPI CSI Signal Connections

Module Pin Name	Туре	Termination	Description			
DPHY Mode						
CSI[7:0]_CLK_N/P	DIFF IN	See note 1	CSI Diff. Clocks: Connect to clock pins of device. See note 2.			
CSI[7:0]_D[1:0]_N/P	DIFF IN	See note 1	CSI Diff. Data Lanes: Connect to data pins of device. See note 2.			
CPHY Mode						
CSI[7:0]_D0_P (Trio 0, A)	I	See note 1	CSI CPHY Trio 0, A: Connect to matching pin of device. See note 2.			
CSI[7:0]_D0_N (Trio 0, B)	I	See note 1	CSI CPHY Trio 0, B: Connect to matching pin of device. See note 2.			
CSI[7:0]_CLK_P (Trio 0, C)	I	See note 1	CSI CPHY Trio 0, C: Connect to matching pin of device. See note 2.			
CSI[7:0]_D1_P (Trio 1, A)	I	See note 1	CSI CPHY Trio 1, A: Connect to matching pin of device. See note 2.			
CSI[7:0]_D1_N (Trio 1, B)	I	See note 1	CSI CPHY Trio 1, B: Connect to matching pin of device. See note 2.			
CSI[7:0]_CLK_N (Trio 1, C)	I	See note 1	CSI CPHY Trio 1, C: Connect to matching pin of device. See note 2.			

- 1. Depending on the mechanical design of the platform and camera modules, ESD protection may be necessary. In addition, EMI control may be needed. Both are shown in the Camera Connection Example diagram. Any EMI/ESD solution must be compatible with the frequency required by the design.
- 2. See Configurations tables for details.

10.1 CSI D-PHY Design Guidelines

The following table details the signal routing requirements for CSI D-PHY interface.

Table 10-6. MIPI CSI D-PHY Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes		
Max Data Rate (per data lane) for High-Speed mode	2.5	Gbps			
Max Frequency (for Low Power mode)	10	MHz			
Number of Loads	1	load			
Max Loading (per pin)	10	pF			
Reference plane	GND				
Breakout Region Impedance (Single Ended)	45-50	Ω	±15%		
Max PCB breakout delay	48	ps			
Trace Impedance Diff pair / Single Ended	90-100 / 45-50	Ω			
Via proximity (Signal to reference)	< 3.8 (24)	mm (ps)	See Note 1		
Min Trace spacing	2x	Dielectric height			
Max Insertion loss					
1 Gbps / 1.5 Gbps / 2.5 Gbps	3.10 / 2.96 / 2.17	dB			
Max trace length (delay)					
1 Gbps	435 (2610)	mm (ps)			
1.5 Gbps	325 (1953)				
2.5 Gbps	170 (1018)				
Max Intra-pair Skew	1	ps	See Note 2		
Max Trace Delay Skew between DQ and CLK			See Note 2, 3		
1 / 1.5 / 2.5 Gbps	20/13.3/8	ps			
Noise Coupling Avoidance	Keep critical traces away from other signal traces or unrelated power				
	traces/areas or power supply components				

- 1. Up to four signal vias can share a single GND return via.
- 2. For DPHY only, not suitable support alters CPHY and DPHY mode.
- 3. Total system skew between DQ and CLK is ±0.1UI, in which PKG+CVM within ±0.03UI and connectors +flex+ 2nd PCB with camera module within ±0.05UI.

CSI C-PHY Design Guidelines

The following table details the signal routing requirements for CSI C-PHY interface.

Table 10-7. MIPI CSI C-PHY Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Max Data Rate (per trio)	4.5	Gsps	See notes 1 and 2
Topology	Point-Point		With RX Common Mode cap to GND
Termination	Fully ODT (on-die)		50ohms SE to common mode cap

Parameter	Requirement	Units	Notes		
Max Loading (per pin)	2	pF	Single ended		
Trace Impedance - Single Ended	45-50	Ω	±15%		
Reference Plane	GND				
Max PCB breakout Length (Delay)	5 (30)	mm (ps)			
Via proximity (Signal via to GND return via)	< 2	mm			
Min Trace spacing	2.5x	Dielectric height	Recommendation		
Inter Trio Trace spacing - Microstrip / Stripline	2x / 3x	Dielectric height	Recommend routing with loosely coupled differential impedance.		
Max Insertion loss 4.5 Gsps @ 1.25GHz / 5GHz (w/o EQ) 4.5 Gsps @ 1.25GHz / 5GHz (w EQ) 3.5 Gsps @ 1.25GHz / 5GHz (w/o EQ) 2.5 Gsps @ 1.25GHz / 5GHz (w/o EQ) (Note-4)	-0.78/ -3.76 -3.13/ -7.53 -1.4 / -7.27 -2.58/ -7.27	dB	Maximum loss of pkg+CVM is -0.87dB@1.25GHz and -2.47dB@5GHz		
Max Trace Length total Direct from module conn. to device pins 4.5Gsps (w/o EQ) 4.5Gsps(w/ EQ) 3.5Gsps (w/o EQ) 2.5Gsps (w/o EQ) (Note-4)	50.4 102 90.5 166.7	mm	It is strongly recommended that designs should be based on the loss guidelines, especially if any connectors are included in the path. The lengths provided are based on EM370 PCB Material with a dB/in loss of 0.393 for 1.25GHz and 1.036 for 5GHz. See Note 3		
Max Intra-Trio Skew (Within Trios)	2	ps	A or B pin to C pin skew.		
Max Inter-Trio Skew (between Trios)	55	ps			
Routing Layer Restrictions	A trio must route completely on the same layer. For DPHY compatibility, both Trio0 and Trio1 would need to route on the same layer (e.g., DOP/DON must route on the same layer as CLKP/CLKN and thus so must D1P/D1N).				
Noise Coupling Avoidance	·				

- 1. Bit rate in bps is 2.286 * Gbps.
- 2. Maximum data rate may be limited by use case/memory bandwidth.
- 3. Note that the maximum lengths are estimations that do not include the loss from the end device or any connectors between the Jetson Thor connector and the end device. In addition, the effect of via transitions and reflections is not included. Any additional losses (including difference in loss coefficient for PCB material) should be considered and the maximum length recalculated.
- 4. Qualified maximum speed. Contact your NVIDIA support team if your application needs higher speed.

Table 10-8. Recommended CSI Test Points for Initial Boards

on
nor module pins.

Note: Test points must be done carefully to minimize signal integrity impact. Avoid stubs and keep pads small and near signal traces.

Connector Specification Table 10-9.

Parameter	CPHY Only	DPHY only	CPHY & DPHY
Characteristic	SE: 45ohms – 50ohms	90ohms differential	SE: 45ohms – 50ohms
impedance (z0)	Diff (A-B, B-C, C-A): 1200hm~800hm	300mms differential	Diff (A-B, B-C, C-A): 1200hm~800hm
	Diff (A-B, B-C, C-A):	Diff (P-N):	Fully GND referenced
Loss	< 0.2dB@1.25GHz. < 0.5dB@5GHz	< 0.2dB@1.25GHz.	
SDD11	Diff (A-B, B-C, C-A):	Diff (P-N):	Diff (A-B, B-C, C-A):
	< -15dB@0~450MHz	< -15dB@0~450MHz	-15dB@0~450MHz
	< -10dB@0.45~3.375GHz	< -10dB@1.25GHz	-10dB@0.45~3.375GHz
SCC11	(A-B, B-C, C-A)	< -2.5dB	(A-B, B-C, C-A)
	< -2.5dB	(0 to 1.25GHz)	< -2.5dB
	(0 to 3.375GHz)		(0 to 3.375GHz)
SDC11	(A-B, B-C, C-A)	< -26dB	(A-B, B-C, C-A)
	< -29dB	(0 to 1.25GHz)	< -29dB
	(0 to 3.375GHz)		(0 to 3.375GHz)
SDC21	(A-B, B-C, C-A)	N/A	(A-B, B-C, C-A)
	< -26dB		< -26dB
	(0 to 3.375GHz)		(0 to 3.375GHz)
Cross coupling	<-18dB	N/A	<-18dB
(SDD21-SCC21)	(0 to 3.375GHz)		(0 to 3.375GHz)

Note: When select connector takes care of "mode conversion" (SDC11 and SDC21) for CPHY mode (A-B, B-C, C-A).

Chapter 11. Audio

The Jetson Thor brings several PDM and I2S audio interfaces to the module.

Table 11-1. **Jetson Thor Audio Pin Description**

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type	
H9	MCLK01	GP154	Audio Codec Reference Clock	Output	CMOS - 1.8V	
L14	I2S1_CLK	GP156_DAP1_CLK	I2S Audio Port 1 Clock	Bidir	CMOS - 1.8V	
D8	I2S1_FS	GP159_DAP1_FS	I2S Audio Port 1 Left/Right Clock	Bidir	(I2S1)	
C7	I2S1_SDOUT	GP157_DAP1_DOU T	I2S Audio Port 1 Data Out	Output		
H8	I2S1_SDIN	GP158_DAP1_DIN	I2S Audio Port 1 Data In	Input		
G4	I2S2_CLK	GP184_DAP2_CLK	I2S Audio Port 2 Clock	Bidir	CMOS - 1.8V	
E4	I2S2_FS	GP187_DAP2_FS	I2S Audio Port 2 Left/Right Clock	Bidir	(I2S2)	
F5	I2S2_DOUT	GP185_DAP2_DOU T	I2S Audio Port 2 Data Out	Output		
F6	I2S2_DIN	GP186_DAP2_DIN	I2S Audio Port 2 Data In	Input		
H16	GPIO61	GP272	I2S Audio Port 3 Clock	Bidir	CMOS - 1.8V	
G18	GPIO57	GP275	I2S Audio Port 3 Left/Right Clock	Bidir	(I2S3)	
H17	GPI062	GP273	I2S Audio Port 3 Data Out	Output		
G19	GPIO58	GP274	I2S Audio Port 3 Data In	Input		
C59	I2S3_SCLK	GP144_DAP4_CLK	I2S Audio Port 4 Clock	Bidir	CMOS - 1.8V	
C60	I2S3_FS	GP147_DAP4_FS	I2S Audio Port 4 Left/Right Clock	Bidir	(I2S4)	
K59	I2S3_DOUT	GP145_DAP4_DOU T	I2S Audio Port 4 Data Out	Output		
J59	I2S3_DIN	GP146_DAP4_DIN	I2S Audio Port 4 Data In	Input		
A7	GPIO29	GP152	I2S Audio Port 8 Clock	Bidir	CMOS - 1.8V	
E10	GPIO12	GP155	I2S Audio Port 8 Left/Right Clock	Bidir	(I2S8)	
C5	GPIO40	GP153	I2S Audio Port 8 Data Out	Output		
B8	GPIO11	GP350	I2S Audio Port 8 Data In	Input		
H53	MCLK03	GP121_CLK2	Digital Mic Input 2 Clock	Output	CMOS - 1.8V	
J54	MCLK02	GP120_CLK1	Digital Mic Input 2 Data	Input		

- 1. In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional
- 2. The direction indicated for MCLKx, I2Sx, and GPIOx are associated with their use as I2S or MCLK signals. The pins support GPIO functionality, so they support both input and output operation (bidirectional).




Figure 11-1. Audio Device Connections



- 1. The I2S interfaces can be used in either Initiator or target mode.
- 2. A capacitor from I2Sn_FS to GND should be included if SoC is an I2S target and the edge_cntrl configuration = 1 (SDATA driven on positive edge of CLK). The value of the capacitor should be chosen to provide a minimum of 2ns hold time for the I2Sn_FS edge after the rising edge of I2Sn_CLK.

Table 11-2. **Audio Interface Signal Connections**

Module Pin Name	Туре	Termination	Description
I2Sx_CLK (I2Sx_SCLK)	1/0	0Ω Bead in series and 2.7pF capacitor to GND (on Thor module).	I2S Serial Clock: Connect to I2S/PDM CLK pin of audio device.
I2Sx_FS (I2Sx_LRCK)	I/O		I2S Left/Right Clock: Connect to Left/Right Clock pin of audio device.
I2Sx_DOUT (I2Sx_SDOUT)	0		I2S Data Output: Connect to Data Input pin of audio device.

Module Pin Name	Туре	Termination	Description
I2Sx_DIN (I2Sx_SDIN)	1		I2S Data Input: Connect to Data Output pin of audio device.
(DMICx_CLK)	0		DMIC Clock: Connect to Digital Microphone device clock pin.
(DMICx_DAT)	I		DMIC Data: Connect to Digital Microphone device data pin.
(AUD_MCLK)	0		Audio Codec Reference Clock: Connect to clock pin of Audio Codec.

11.1 **12S Design Guidelines**

The following table details the signal routing requirements for the I2S interface.

I2S Interface Signal Routing Requirements Table 11-3.

Parameter	Requirement	Units	Notes
Configuration / Device Organization	1	load	
Max Loading	8	pF	
Reference plane	GND		
Breakout Region Impedance	Min width/spacing		
Trace Impedance	50	Ω	±20%
Via proximity (Signal to reference)	< 3.8 (24)	mm (ps)	See Note
Trace spacing - Microstrip or Stripline	2x	dielectric height	
Max Trace Delay	3600 (~560)	ps (mm)	
Max Trace Delay Skew between SCLK and SDATA_OUT/IN	250 (40)	ps (mm)	

Note: Up to four signal Vias can share a single GND return Via

11.2 **DMIC Design Guidelines**

The following table details the signal routing requirements for the DMIC interface.

DMIC Interface Signal Routing Requirements Table 11-4.

Parameter	Requirement	Units	Notes
Clock Frequency/Period	12/83.33	MHz/ns	
Data Bit rate/Period (DDR24)	24/41.66	Mbps/ns	
Configuration/Device Organization	1	load	
Topology	Point to Point		
Reference plane	GND		
Trace Impedance	45-50	Ω	±20%
Via proximity (Signal via to GND return via)	< 3.8 (24)	mm (ps)	See Note
Trace spacing – Microstrip/Stripline	2x / 2x	dielectric height	
Max Trace Delay	1280	ps	
Max Trace Delay Skew between CLK and DAT	150	ps	

Note: Up to four signal vias can share a single GND return via.

Chapter 12. I2C

The Jetson Thor brings multiple I2C interfaces to the module pins.

Table 12-1. Jetson Thor I2C Pin Description

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
J52	I2CO_CLK	GP190_I2C0_CLK	General I2C 0 Clock	Bidir	
J53	I2CO_DAT	GP191_I2C0_DAT	General I2C 0 Data	-	
K5	I2C1_CLK	GP188_I2C1_CLK	General I2C 1 Clock		
L8	I2C1_DAT	GP189_I2C1_DAT	General I2C 1 Data		
J61	I2C2_CLK	GP10_I2C2_CLK	General I2C 2 Clock		
K61	I2C2_DAT	GP11_I2C2_DAT	General I2C 2 Data		
D61	I2C4_CLK	GP12_I2C3_CLK	General I2C 3 Clock		
E60	I2C4_DAT	GP13_I2C3_DAT	General I2C 3 Data		
E19	DP_AUX_CH2_P	SF_DPAUX2_P	Display Port 2 Aux+ or HDMI DDC SCL. AC- Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.		
E18	DP_AUX_CH2_N	SF_DPAUX2_N	Display Port 2 Aux- or HDMI DDC SDA. AC- Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.		
G53	DP_AUX_CH0_P	SF_DPAUXO_P	Display Port 0 Aux+ or HDMI DDC SCL. AC- Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.		Open-Drain – 1.8V (Back- drive capable
G54	DP_AUX_CH0_N	SF_DPAUXO_N	Display Port 0 Aux- or HDMI DDC SDA. AC- Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.		to 1.8V)
F52	I2C8_CLK	GP259_I2C7_CLK	General I2C 7 Clock		
F51	I2C8_DAT	GP260_I2C7_DAT	General I2C 7 Data		
F20	DP_AUX_CH3_P	SF_DPAUX3_P	Display Port 3 Aux+ or HDMI DDC SCL. AC- Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.		
F21	DP_AUX_CH3_N	SF_DPAUX3_N	Display Port 3 Aux- or HDMI DDC SDA. AC- Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.		
A53	I2C5_CLK	GP261_I2C9_CLK	General I2C 9 Clock		
C53	I2C5_DAT	GP262_I2C9_DAT	General I2C 9 Data		
D16	DP_AUX_CH1_P	SF_DPAUX1_P	Display Port 1 Aux+ or HDMI DDC SCL. AC- Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.		

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
D17	DP_AUX_CH1_N	SF_DPAUX1_N	Display Port 1 Aux- or HDMI DDC SDA. AC- Coupled on Carrier Board for DP AUX (DP) or pulled high for DDC/I2C.	Bidir	Open-Drain – 1.8V (Back- drive capable
E27	I2C7_CLK	GP160_I2C11_CLK	General I2C 11 Clock		to 1.8V)
E26	I2C7_DAT	GP161_I2C11_CLK	General I2C 11 Data		
F53	I2C3_CLK	GP122_I2C12_CLK	General I2C 12 Clock		
E53	I2C3_DAT	GP123_I2C12_DAT	General I2C 12 Data		
H55	MCLK04	GP129	General I2C 15 Clock		
L57	MCLK05	GP130	General I2C 15 Data		

Note: In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.

I2C Interface Mapping Table 12-2.

Ctrlr	Module Pin Names	Usage on Module	Thor Block	On-Module Pull-up/voltage
12C0	I2CO_CLK/DAT		N	1KΩ to 1.8V
I2C1	I2C1_CLK/DAT	ID EEPROM (7h50)	N	1.5KΩ to 1.8V
I2C2	I2C2_CLK/DAT	Power Monitor (7H40	A_AO	$2.21 K\Omega$ to $1.8 V$ (also Power Monitor via level shifter)
12C3	I2C4_CLK/DAT		A_AO	1KΩ to 1.8V
I2C4	DP_AUX_CH2_P/N		К	None
I2C6	DP_AUX_CH0_P/N		К	None
I2C7	I2C8_CLK/DAT		К	1KΩ to 1.8V
12C8	DP_AUX_CH3_P/N		К	None
I2C9	I2C5_CLK/DAT		К	1KΩ to 1.8V
I2C10	DP_AUX_CH1_P/N		К	None
I2C11	I2C7_CLK/DAT		L	1KΩ to 1.8V
I2C12	I2C3_CLK/DAT		L	1KΩ to 1.8V
I2C15	MCLK04/MCLK05		L	1KΩ to 1.8V

Note: The DP_AUX_CH[3:0]_P/N pins support either I2C or DP_AUX functionality. DP_AUX is used for DP if this is implemented. HDMI uses the pins for DDC (I2C). Since the I2C and DP_AUX share the same pins, only one can be used in a design.




Figure 12-1. I2C Connections



- 1. For I2C interfaces that have on-module pull-ups to 1.8V, the carrier board should either not have additional pull-ups, or only to 1.8V.
- 2. Any I2C pull-ups on the carrier board must be connected to power rails that are off when the Jetson Thor is off.
- 3. If I2C interfaces are routed to M.2 Key E or Key M connectors, it is recommended that $\Omega\Omega$ series resistors be included to allow these to be disconnected. Some M.2 Key E and Key M cards can cause conflicts with other devices connected to the I2C interfaces.

Table 12-3. **I2C Signal Connections**

Module Pin Name	Туре	Termination	Description
I2Cx_CLK/DAT	I/OD	$1k\Omega$ pull-ups to 1.8V on module	General I2C Clock/Data. Connect to CLK/Data pins of 1.8V devices
DP_AUX_CHx_P/N	I/OD	See HDMI/DP sections for correct termination	DP_AUX Channel (DP) or DDC I2C to Clock and Data (HDMI). Connect to AUX_CH_P/N (DP) or SCL/SDA (HDMI). Alternately available as I2C interface.

Note: If some devices require a different voltage level than others connected to the same I2C bus, level shifters are required.

12C Design Guidelines 12.1

Care must be taken to ensure I2C peripherals on the same I2C bus connected to Jetson Thor do not have duplicate addresses. Addresses can be in two forms: 7-bit, with the Read/Write bit removed, or 8-bit including the Read/Write bit.

Make sure I2C device addresses are compared using the same form -- all 7-bit or all 8-bit format.

Table 12-4. **I2C Interface Signal Routing Requirements**

Parameter	Requirement	Units	Notes
Max Frequency - Standard-mode / Fm / Fm+	100 / 400 / 1000	kHz	See Note 1
Topology	Single ended, bi- directional, multiple initiators / targets		
Max Loading - Standard-mode / Fm / Fm+	400	pF	Total of all loads
Reference plane	GND or PWR		
Trace Impedance	50 – 60	Ω	±15%
Trace Spacing	1x	dielectric height	
Max Trace Delay Standard Mode Fm and Fm+	3400 (~500) 1700 (~10)	ps (mm)	

- 1. Fm = Fast-mode, Fm+ = Fast-mode Plus
- 2. Avoid routing I2C signals near noisy traces, supplies or components, such as a switching power regulator.
- 3. No requirement for decoupling caps for PWR reference

12.2 De-bounce

The following table contains the allowable De-bounce settings for the various I2C modes.

Table 12-5. De-bounce Settings

I2C Mode	Clock Source	Source Clock Freq	I2C Source Divisor	Sm/Fm Divisor	De-bounce Value	I2C SCL Freq		
					0	1016KHz		
Fm+	PLLP_OUT0	408MHz	5 (0x04)	10 (0x9)	5:1	905.8KHz		
					7:6	816KHz		
Fm	PLLP_OUT0	408MHz	5 (0x4)	26 (0x19)	7:0	392KHz		
Sm	PLLP_OUT0	408MHz	20 (0x13)	26 (0x19)	7:0	98KHz		
Note: sm = st	Note: sm = standard mode							

Chapter 13. SPI

Jetson Thor provides multiple Serial Peripheral interfaces (SPI), as listed in the following table.

Table 13-1. Jetson Thor SPI Pin Description

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
J57	SPI1_CLK	GP115_SPI1_CLK	SPI 1 Clock	Bidir	CMOS - 1.8V
D55	SPI1_MOSI	GP117_SPI1_MOSI	SPI 1 Initiator Out / Target In		
A56	SPI1_MISO	GP116_SPI1_MISO	SPI 1 Initiator In / Target Out		
E55	SPI1_CSO_N	GP118_SPI1_CS0_N	SPI 1 Chip Select 0		
B56	SPI1_CS1_N	GP119_SPI1_CS1_N	SPI 1 Chip Select 1		
E61	SPI2_CLK	GP17_SPI2_CLK	SPI 2 Clock	Bidir	CMOS - 1.8V
F60	SPI2_MOSI	GP19_SPI2_MOSI	SPI 2 Initiator Out / Target In		
D62	SPI2_MISO	GP18_SPI2_MISO	SPI 2 Initiator In / Target Out		
D60	SPI2_CSO_N	GP20_SPI2_CS_N	SPI 2 Chip Select 0		
F55	SPI3_CLK	GP104_SPI3_CLK	SPI 3 Clock	Bidir	CMOS - 1.8V
G56	SPI3_MOSI	GP106_SPI3_MOSI	SPI 3 Initiator Out / Target In		
D56	SPI3_MISO	GP105_SPI3_MISO	SPI 3 Initiator In / Target Out		
C57	SPI3_CSO_N	GP107_SPI3_CS0_N	SPI 3 Chip Select 0		
E56	SPI3_CS1_N	GP108_SPI3_CS1_N	SPI 3 Chip Select 1		

- 1. The Direction depends on whether Thor is the initiator or target. If Thor is initiator, the clock, chip select and MOSI are outputs and MISO is an input. If Thor is target, the clock, chip select and MOSI are inputs and MISO is an output.
- 2. In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional

Figure 13-1. Jetson Thor SPI Connections




Figure 13-2. Basic SPI Connections




Table 13-2. SPI Signal Connections

Module Pin Names	Туре	Termination	Description
SPIx_CLK	I/O		SPI Clock: Connect to Peripheral CLK pin(s)
SPIx_MOSI	I/O		SPI Data Output: Connect to Peripheral MOSI pin(s)
SPIx_MISO	I/O		SPI Data Input: Connect to Peripheral MISO pin(s)
SPIx_CS[1:0]_N	I/O		SPI Chip Selects: Connect one CS_N pin per SPI IF to each target Peripheral CS pin

13.1 SPI Design Guidelines

The following figure shows the SPI topologies.

Figure 13-3. SPI Topologies




Table 13-3. SPI Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Max Frequency SDR32.5 (SPI devices w/Fmax >50MHz) SDR25 (SPI devices w/Fmax <50MHz) SDR15 (applies to 2-load topologies)	65 50 30	MHz	
Configuration / Device Organization	3	load	
Max Loading (per pin)	10	pF	
Trace Impedance	45-50	Ω	±15%
Reference plane	GND or PWR		See note 1
Via proximity (Signal to reference)	< 3.8 (24)	mm (ps)	See note 2
Trace spacing - Microstrip / Stripline	3x / 2x	dielectric height	
PCB noise avoidance	Зх	dielectric height	
Max PCB breakout delay	6.5 (40)	mm (ps)	
Max Trace Length (Delay) for MOSI, MISO, SCK and CS	109 (685)	mm (ps)	
Max Trace Length (Delay) Skew from MOSI, MISO and CS to SCK	16 (100)	mm (ps)	At any point

- 1. If PWR, add 2x 0201 0.1uF and 2x 0402 4.7uF decoupling capacitors between PWR and GND for return current.
- 2. Up to four signal vias can share a single GND return via.

Table 13-4. Recommended SPI Test Points for Initial Boards

Test Points Recommended	Location
One for each SPI signal line used	Near Thor module and Device pins.

Chapter 14. UART

Jetson Thor brings multiple UARTs out to the main connector as listed in Table 14-1.

Table 14-1. Jetson Thor UART Pin Description

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
K53	UART1_TX	GP134_UART9_TXD	UART 9 Transmit	Output	CMOS - 1.8V
K54	UART1_RX	GP135_UART9_RXD	UART 9 Receive	Input	
L51	UART1_RTS	GP136_UART9_RTS_N	UART 9 Request to Send	Output	
H54	UART1_CTS	GP137_UART9_CTS_N	UART 19 Clear to Send	Input	
C58	UART2_TX	GP100_UART10_TXD	UART 10 Transmit	Output	CMOS - 1.8V
C56	UART2_RX	GP101_UART10_RXD	UART 10 Receive	Input	
G58	UART2_RTS	GP102_UART10_RTS_N	UART 10 Request to Send	Output	
A57	UART2_CTS	GP104_UART10_CTS_N	UART 10 Clear to Send	Input	
H62	UART3_TX_DEBUG	GP15_UARTO_TX	UART 0 Transmit	Output	CMOS - 1.8V
K60	UART3_TX_DEBUG	GP16_UARTO_RX	UART 0 Receive	Input	
J58	UART5_TX	GP109_UART5_TXD	UART 5 Transmit	Output	CMOS - 1.8V
H58	UART5_RX	GP110_UART5_RXD	UART 5 Receive	Input	
K58	UART5_RTS	GP111_UART5_RTS_N	UART 5 Request to Send	Output	
H57	UART5_CTS	GP112_UART5_CTS_N	UART 5 Clear to Send	Input	

- 1. In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for bidirectional signals.
- 2. The direction indicated for the UART pins is true when used for that function. Otherwise, these pins support GPIO functionality and can support both input and output (bidirectional).
- 3. Some functions are shared with other functions. Only one function can be used in a design. Ensure no conflicts exist when choosing the functions for a design.




Figure 14-1. Jetson Thor UART Connections

Table 14-2. UART Signal Connections

Module Pin Name	Туре	Termination	Description
UARTx_TX	0		UART Transmit: Connect to Peripheral RXD pin of device
UARTx_RX	I		UART Receive: Connect to Peripheral TXD pin of device
UARTx_CTS	I		UART Clear to Send: Connect to Peripheral RTS_N pin of device
UARTx_RTS	0		UART Request to Send: Connect to Peripheral CTS pin of device

14.1 UART Design Guidelines

The following table contains the signal routing requirements for the UART interface.

Table 14-3. UART Interface Signal Routing Requirements

Parameter	Requirement	Units	Notes
Max Data Rate	4.25	Mbps	
Configuration / Device Organization	1	load	
Reference plane	GND		
Trace Impedance	40-60	Ω	±10%
Breakout	75	ps	
Via proximity (Signal via to GND return via)	< 3.8 (24)	mm (ps)	See note 1
Min Trace spacing Microstrip / Stripline	4x / 3x	Dielectri c height	
Max Trace Length (Delay)	355 (2268)	mm (ps)	Assuming 6.3 ps/mm propagation delay.
Max Trace Delay Skew from RXD to TXD	38 (240)	mm (ps)	Assuming 6.3 ps/mm propagation delay.

Note: Up to four signal vias can share a single GND return via

Chapter 15. CAN

The Jetson Thor brings four Controlled Area Network (CAN) interfaces out to the main connector.

Table 15-1. Jetson Thor CAN Pin Descriptions

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
G38	FSI_GPI007/CAN0_DOUT	GP200_CAN0_DOUT	CAN 0 Transmit	Output	CMOS - 3.3V
G39	FSI_GPIO08/CAN0_DIN	GP201_CAN0_DIN	CAN 0 Receive	Input	CMOS - 3.3V
H37	FSI_GPIO09/CAN1_DOUT	GP205_CAN1_DOUT	CAN1 Transmit	Output	CMOS - 3.3V
H36	FSI_GPIO10/CAN1_DIN	GP206_CAN1_DIN	CAN1 Receive	Input	CMOS - 3.3V
D59	CAN2_DOUT	GP210_CAN2_DOUT	CAN 2 Transmit	Output	CMOS - 3.3V
F58	CAN2_DIN	GP211_CAN2_DIN	CAN 2 Receive	Input	CMOS - 3.3V
H61	CAN3_DOUT	GP215_CAN3_DOUT	CAN 3 Transmit	Output	CMOS - 3.3V
B61	CAN3_DIN	GP216_CAN3_DIN	CAN 3 Receive	Input	CMOS - 3.3V

- 1. In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.
- 2. The direction indicated for CANx is associated with their use as CAN DOUT/DIN.
- 3. CAN PHY is not included in the Thor module.

Figure 15-1. Jetson Thor CAN Connections




Table 15-2. **CAN Signal Connections**

Module Pin Name	Туре	Termination	Description
CANx_DOUT	0		CAN Data Output: Connect to matching pin of device
CANx_DIN	I		CAN Input: Connect to Peripheral pin of device
GPIOx (CANx_STB)	0		CAN Standby mode control Output: Connect to STB pin of device
GPIOx (CANx_EN)	0		CAN Enable Output: Connect to EN pin of device
GPIOx (CANx_ERR)	I		CAN Error Input: Connect to ERR pin of device

15.1 **CAN Design Guidelines**

The following table contains the signal routing requirements for the CAN interface between Thor module and CAN PHY.

CAN Interface Signal Routing Requirements Table 15-3.

Parameter	Requirement	Units	Notes
Max Data Rate / Frequency	8	Mbps / MHz	
Configuration / Device Organization	1	load	
Trace Impedance	50	Ω	±15%
Reference plane	GND or PWR		See note 1
Via proximity (Signal to reference)	< 3.8 (24)	mm (ps)	See note 2
Trace spacing - Microstrip / Stripline	3x / 2x	dielectric height	
PCB noise avoidance	3x	dielectric height	
Max PCB breakout length (delay)	6.5 (40)	mm (ps)	
Max Trace Length (delay)	307 (1933)	mm (ps)	
Max Trace Skew Length (Delay)	8 (50)	mm (ps)	

^{1.} If PWR, add 2x 0201 0.1uF and 2x 0402 4.7uF decoupling capacitors between PWR and GND for return current.

^{2.} Up to four signal vias can share a single GND return via.

Chapter 16. Fan

Jetson Thor provides PWM and Tachometer functionality for controlling a fan as part of the thermal solution.

- > The FAN_PWM pin is configured as GP_PWM4
- > The FAN_TACH pin is configured as NV_THERM_FAN_TACHO

Table 16-1. Jetson Thor Fan Pin Descriptions

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type
E54	FAN_TACH	GP126_FAN_TAC HO	Fan Tachometer signal	Input	CMOS – 1.8V
K62	FAN_PWM	GP14_PWM4	Fan Pulse Width Modulation signal	Output	Open-Drain, 1.8V

- 1. In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.
- 2. The direction indicated for FANx is associated with their use as Fan PWM/Tach. The pins support GPIO functionality, so support both input and output operation (bidirectional).

Figure 16-1. Jetson Thor Fan Connection Example




Table 16-2. Fan Signal Connections

Pin#	Module Pin Name	Туре	Termination	Description
K62	FAN_PWM	0	100kΩ pulldown to GND, FET. 4.7kΩ pullup to VDD_5V, FET, series 100Ω resistor, and $10k\Omega$ pullup to VDD_5V.	Fan Pulse Width Modulation: Connect through FET as shown in the Thor module Fan Connections figure.
E54	FAN_TACH	I	100kohm pullup to VDD_1V8	Fan Tachometer: Connect to TACH pin on fan connector.

Chapter 17. Debug

This chapter covers the interfaces that are provided for debug and development.


17.1 USB Recovery Mode

USB Recovery mode provides an alternate boot device (USB). In this mode, the system is connected to a host system and boots over USB. This is used when a new image needs to be flashed, or for debug purposes. To enter USB recovery mode, the **FORCE_RECOVERY_N** pin is held low when the system is powered on. **FORCE_RECOVERY_N** is the SoC RCMO strap. Recovery mode can operate in either USB 2.0 or USB 2.0 + USB 3.2 modes. Recovery mode using USB 2.0 is from interface **USBO_N/P** only. No other signals are required or supported for entering Force Recovery mode. Neither VBUS nor ID detection is needed. If the force recovery strap is held low coming out of reset, Jetson Thor will configure USBO as a device and enter recovery mode. For USB 3.2 recovery mode, the USB 3.2 port must be Port #1 on the UPHY_RX1/TX1 pins.

17.2 JTAG and Debug UART

The following figure shows the JTAG and UART debug connections.

Figure 17-1. JTAG and UART Debug Connections




Notes:

- 1. NVJTAG_SEL and JTAG_TRST_N must be low for normal operation and pulled to 1.8V for Boundary Scan Mode. NVDBG is left unconnected (pulled down on module) for normal operation and pulled to 1.8V for alternate debug modes (debug over USB, etc.). for Boundary Scan test mode, JTAG_TRST_N must be driven high in the proper sequence.
- 2. Refer to preferred JTAG debugger documentation for JTAG PU/PD recommendations.

A simplified example to bring the debug UART out is shown in the figure below. The **UART3_DEBUG** interface is shown routed to a debug MCU through level shifters.

Figure 17-2. Simple Debug UART Header Connections





Note: These features are used at NVIDIA for internal debugging and development purposes. These are not required, and support will not be provided if implemented. Designers have the option to implement something similar on their custom carrier boards but should develop their own circuit to meet their needs.

17.2.1 JTAG

JTAG is not required but may be useful for new design bring up or for boundary scan.

Table 17-1. Thor Module JTAG Pin Description

Pin#	Module Pin Name	SoC Ball Name	Usage/Description	Direction	Pin Type		Power- on Reset
H59	NVJTAG_SEL	SF_NVJTAG_SEL	NVIDIA JTAG Select. Low for normal operation or Arm® JTAG debug mode. High for scan test mode. Pulled to GND through 100kΩ resistor on module.	Input Input	CMOS - 1.8V	JT_RST	Z
G60	NVDBG_SEL	SF_NVDBG_SEL	NVIDIA Debug Select. Pulled to GND through $100k\Omega$ resistor on module.		CMOS – 1.8V	JT_RST	z
A60	JTAG_TCK	SF_JTAG_TCK	JTAG Test Clock. Pulled to GND through 100k Ω resistor on module.	Input	CMOS – 1.8V	JT_RST	Z
E58	JTAG_TMS	SF_JTAG_TMS	JTAG Test Mode Select	Input	CMOS – 1.8V	JT_RST	pu
D58	JTAG_TDO	SF_JTAG_TDO	JTAG Test Data Out	Output	CMOS - 1.8V	ST	z
B60	JTAG_TDI	SF_JTAG_TDI	JTAG Test Data In	Input	CMOS - 1.8V	JT_RST	pu
G61	JTAG_TRST_N	SF_JTAG_TRST_N	JTAG Test Reset. Low for normal operation or Arm JTAG debug mode. High for scan test mode. Pulled to GND through $100k\Omega$ resistor on module.	Input	CMOS - 1.8V	JT_RST	pd

- 1. In the Direction column, Output is from Jetson Thor; Input is to Jetson Thor. Bidir is for Bidirectional signals.
- 2. The Power-on Reset State column indicates the pin state when reset is active and when it is deactivated before any changes are made by software. "z" is tristate, pu/pd indicates internal weak pull-up/down resistor is enabled, 1/0 indicates actively driven high/low.

Table 17-2. JTAG Signal Connections

Module Pin Name	Туре	Termination	Description
JTAG_TMS	1		JTAG Mode Select: Connect to TMS pin of connector
JTAG_TCK	I	100kΩ to GND on module	JTAG Clock: Connect to TCK pin of connector
JTAG_TDO	0		JTAG Data Out: Connect to TDO pin of connector
JTAG_TDI	1		JTAG Data In: Connect to TDI pin of connector
JTAG_RTCK	1		JTAG Return Clock: Connect to RTCK pin of connector
JTAG_TRST_N	I	100kΩ to GND and 0.1uF to GND on module	JTAG General Purpose Pin #0: Leave unconnected for normal or Arm JTAG operation. Connect to TRST pin of connector or similar for Boundary Scan test mode. See the <i>Thor Module Boundary Scan Requirements and Usage</i> document for details.
NVJTAG_SEL		100kΩ to GND on module	 NVIDIA JTAG Select: Used as select Normal operation: Must be low, so leave unconnected (on-module pulldown will keep low). Scan test mode: Connect NVJTAG_SEL to VDD_1V8. See Chapter 19: Boundary Scan Test Mode for details.
NVDBG_SEL		100kΩ to GND on module	 NVIDIA Debug Select: Used as select Normal operation: Leave series resistor from NVDBG_SEL not stuffed. Advanced Debug modes: Connect NVDBG_SEL to VDD_1V8 (install 0Ω resistor as shown).

17.2.2 **Debug UART**

Jetson Thor provides **UART3_DEBUG** for debug purposes. The connections are described in the following table.

Debug UART Connections Table 17-3.

Module Pin Name	Туре	Termination	Description
UART3_TX_DEBUG	0		UART Transmit: Connect to RX pin of serial device
UART3_RX_DEBUG	I	If level shifter is implemented, $100 \text{ k}\Omega$ pull-up to supply on the non-Thor module side of the device.	UART Receive: Connect to TX pin of serial device

Chapter 18. Strapping Pins

Jetson Thor has one strap (FORCE_RECOVERY_N) that is intended to be used on the carrier board. The FORCE_RECOVERY_N strap is used to enter Force Recovery mode by holding it low during power-on. Several other straps mentioned in this section are reserved for use on the module by NVIDIA only. Their state at power-on must not be affected by any connections on the carrier board.

Straps need to be at a valid logic level from the rising edge of SYS_RESET_N and must remain valid for at least 12.5us afterwards. During this period, the SoC reads the values of the strap settings.

Table 18-1. Power-ON Strapping Breakdown

Strap Options	Module Pin Name	Description
RCM0	FORCE_RECOVERY_N	RECOVERY_MODE0
		1: Regular Boot
		0: Forced Recovery Mode. See note 1.
RAM_CODE	GPIO42	DRAM configuration. See Note 2.
	GPIO38	
	GPIO37	
	GPIO17	

- 1. If no valid image is flashed in the QSPI NOR boot device in the module, it enters recovery mode automatically regardless of the state of the pin.
- 2. These pin statuses are subject to change and are not recommended for use as GPIO. Contact your NVIDIA Support Representative for additional questions.




Figure 18-1. Jetson Thor Module Strap Pins

Chapter 19. Pads

19.1 MPIO Pad Behavior when Associated Power Rail is Enabled

Jetson Thor CZ type MPIOs pins may glitch when the associated power rail is enabled or disabled. Designers should take this into account. MPIOs of this type that must maintain a low state even while the power rail is being ramped up or down may require special handling. The "Pin Descriptions" section of the Jetson Thor Data Sheet includes the pin type information.

Schmitt Trigger Usage 19.2

The MPIO pins have an option to enable or disable Schmitt Trigger mode on a per-pin basis. This mode is recommended for pins used for edge-sensitive functions such as input clocks, or other functions where each edge detected will affect the operation of a device. Schmitt Trigger mode provides better noise immunity and can help avoid extra edges from being "seen" by the SoC inputs. Input clocks include the I2S and SPI clocks when SoC is in target mode. The FAN_TACH pin is another input that could be affected by noise on the signal edges. The SPI_SCK pin, while used to output the clock to a SPI device, also samples the clock at the input to help with read timing. Therefore, the pin may benefit from enabling Schmitt Trigger mode. Care should be taken if the Schmitt Trigger mode setting is changed from the default initialization mode as this can influence interface timing.

19.3 Pins Pulled and Driven During Poweron

Jetson Thor is powered up before the carrier board (See Power Sequencing section). Some of the pins are pulled or driven high either by the SoC or by pull-up resistors on the module. The pins on the Jetson Thor that are pulled/driven high by the SoC can be found in the module pinmux spreadsheet. The pins that have pull-up resistors on the module are listed in the Jetson Thor "Signal Terminations" section of the "Design Checklist" chapter. Care must be taken on the carrier board design to ensure that any of these pins that connect to devices on the carrier board (or devices connected to the carrier board) do not cause damage or excessive leakage to those devices. Some of the ways to avoid issues with sensitive devices are:

- > External pull-downs on the carrier board that are strong enough to keep the signals low are one solution, given that this does not affect the function of the pin. This will not work pins actively driven high by default.
- > Buffers or level shifters can be used to separate the signals from devices that may be affected. The buffer and shifter should be disabled until the device power is enabled.

Chapter 20. Unused Interface Terminations

20.1 Unused MPIO Interfaces

The following Jetson Thor pins (and groups of pins) are Jetson Thor Multi-purpose Standard CMOS Pad (MPIO) pins that support either special function IOs (SFIO) and/or GPIO capabilities. Any unused pins or portions of pin groups listed in the table below that are not used can be left unconnected.

Table 20-1. **Unused MPIO Pins and Pin Groups**

Module Pins / Pin Groups	Module Pins / Pin Groups	Module Pins and Pin Groups
I2Sx	PEX_Cx_CLKREQ_N/RST_N	SLEEP_REQ_N
CANx	PEX_WAKE_N	MODULE_SHDN_N
FANx	PWMx	THERM_ALERT_N
SGMII	SPIx	POWER_BTN_N
GPIOx	SYSTEM_OC_N	NVJTAG_SEL
DP2x	WDT_RESET_OUT_N	NVDBG_SEL
I2Cx	VCOMP_ALERT_N	JTAGx
DPx_AUXx	MODULE_SLEEP_N	UARTx
MIDx	FORCE_RECOVERY_N	UFSx

Unused SFIO Interface Pins 20.2

The following table contains guidelines for unused dedicated special function I/O pins (SFIOs) for interfaces such as USB, PCIe, MGBE, HDMI, DisplayPort, and CSI.

Table 20-2. **Unused SFIO Pin Terminations**

Module Pin Name	Termination		
USB 2.0			
USB[3:0]_N/P	Leave NC any unused pins		
USB 3.2, PCIe, MGBE			
UPHY_TXx_N/P	Leave NC any unused TX lines		
UPHY_RXx_N/P	Leave NC any unused RX lines or pull to GND through 10kohm resistors		
UPHY_REFCLKx_N/P	Reference clock inputs: Leave NC or pull to GND through 10kohm resistors		
PEX_CLKx_N/P	Reference clock outputs: Leave NC if not used		
HDMI/DP			
HDMI_DP2_TX[3:0]_N/P	Leave NC any unused lanes		
CSI			
CSI[7:0]_x_N/P	Leave NC any unused CSI lanes		

Chapter 21. General Layout Guidelines

Trace and via characteristics play an important role in signal integrity and power distribution on the Jetson Thor. Vias can have a strong impact on power distribution and signal noise, so careful planning must take place to ensure designs meet the NVIDIA via requirements. Trace length or delay and impedance determine signal propagation time and reflections, both of which can greatly improve or reduce the performance of the Jetson Thor. Trace and via requirements for each signal type can be found in the corresponding chapter. This chapter provides general guidelines for via and trace placement.

21.1 Via Guidelines

The number of vias in the path of a given signal, power supply line, or ground line can greatly affect the performance of the trace. Via placement can make differences in current carrying capability, signal integrity (due to reflections and attenuation), and noise generation, all of which can impact the overall performance of the trace. The following guidelines provide basic advice for proper use of vias.

21.1.1 Via Count and Trace Width

As a rule, each ampere of current requires at least two micro-vias. A typical thru hole via can handle two amperes of current.


21.1.2 Via Placement

If vias are not placed carefully, they can severely degrade the robustness of a board's power plane. In standard designs that do not use blind or buried vias, construction of a via entails drilling a hole that cuts into the power and ground planes. Thus, incorrect via placement affects the amount of copper available to carry current to the power balls of the IC.

21.1.3 Via Placement and Power and Ground Corridors

Vias should be placed so that sufficiently wide power corridors are created for good power distribution, as shown in the following figure.

Via Placement for Good Power Distribution Figure 21-1.



Care should also be taken to avoid use of "thermal spokes" (also referred to as "thermal relief") on power and ground vias. Thermal spokes are not necessary for surface-mount components, and the narrow spoke widths contribute to increased inductance. The metal on the inner layers between vias may not be flooded with copper if enough spacing is not provided. The diminished spacing creates a blockage and forces the current to find another path due to lack of copper, as shown in the following two figures. This leads to power delivery issues and impedance discontinuities when traces are routed over these plane voids.

Figure 21-2. Good Current Flow Resulting from Correct Via Placement





Figure 21-3. Poor Current Flow Resulting from Incorrect Via Placement



In general, a dense via population should be avoided and good PCB design principles and analysis should be applied.

21.2 **Connecting Vias**

To be effective, vias must be connected properly to the signal and power planes. Poor via connections make the capacitor and power planes less effective, leading to increased cost due to the need for additional capacitors to achieve equivalent performance. This not only impacts the Bill of Materials (BOM) cost of the design, but it can greatly impact quality and reliability of the design.

Trace Guidelines 21.3

Trace length/delay and impedance play a critical role in signal integrity between the driver and the receiver on the Jetson Thor. Signal trace requirements are determined by the driver characteristics, source characteristics, and signal frequency of the propagating signal.

Layer Stack-Up 21.3.1

The number of layers required is determined by the number of signal layers needed to achieve the desired performance, and the number of power rails required to achieve the optimum power delivery or noise floor. For example, high-performance boards require four signal routing layers, with at least two GND planes for reference. This comes to six layers; add another two for power, which gives eight layers minimum. Reduction from eight to six layers starts the trade-off of cost versus performance.

Power and GND planes usually serve two purposes in PCB design: power distribution and providing a signal reference for high-speed signals.

Either the power or the ground planes can be used for high-speed signal reference; this is particularly common for low-cost designs with a low layer count. When both power and GND are used for signal reference, make sure you minimize the reference plane transition for all high-speed signals. Decoupling caps or transition vias should be added close to the reference plane transitions.

21.3.2 Trace Length or Delay

The maximum trace length or delay for a given signal is determined by the maximum allowable propagation delay and impedance for the signal. Higher frequency signals must be treated as transmission lines (see Chapter 25 "Transmission Line Primer") to determine proper trace characteristics for a signal.

All signals on the design maintain different trace guidelines. Refer to the corresponding signal chapter in the design guide to determine the guidelines for the signal.

Chapter 22. Stack-Ups

22.1 Reference Design Stack-ups

This section details the reference design stack-ups.

Importance of Stack-up Definition 22.1.1

Stack-ups define the number and order of board layers. Stack-up definition is critical to the following design:

- Circuit routability
- Signal quality
- Cost

22.1.2 Impact of Stack-up Definition on Design

> Stack-Up Impact on Circuit Routability

If there are insufficient layers to maintain proper signal spacing, prevent discontinuities in reference planes, obstruct flow of sufficient current, or avoid extra vias, circuit routing can become unnecessarily complex. Layer count must be minimally appropriate for the circuit.

> Stack-Up Impact on Signal Quality

Both layer count and layer order impact signal integrity. Proper inter-signal spacing must be achievable. Via count for critical signals must be minimized. Current commensurate with the performance of the board must be carried. Critical signals must be adjacent to major and minor reference planes and adhere to proximity constraints with respect to those planes. The recommended NVIDIA stack-ups achieve these requirements for the signal speeds supported by the board.

Stack-Up Impact on Cost

While defining extra layers can facilitate excellent signal integrity, current handling capability and routability, extra layers can impede the goal of hitting cost targets. The art of stack-up definition is achieving all technical and reliability circuit requirements in a cost-efficient manner. The recommended NVIDIA stack-ups achieve these requirements with efficient use of board layers.

Chapter 23. USB 3.2 and Wireless Coexistence

USB 3.2 supports a 5 Gbps (or multiple) signaling rate. The USB 3.2 specification requires USB 3.2 data to be scrambled and spread spectrum is required. The noise from the USB 3.2 data spectrum has been found from around DC to 4 GHz and beyond. This noise can desensitize nearby receivers operating in the cellular and WiFi 2.4 GHz band. This includes, for example, WiFi 802.11b/g/n or Bluetooth® including Bluetooth mouse devices, Bluetooth keyboards, and so on. This noise causes:

- > WiFi sensitivity degradation
- Wireless link throughput drop
- Wireless operation range degradation

This section focuses on USB 3.2, but other high-speed interfaces such as HDMI, DP, and so on, can also cause issues with wireless subsystems. The issues and recommended mitigation techniques would be similar.

Mitigation Techniques 23.1

Each design is different due to unique construction and relative location of USB 3.2 circuits and connectors and receiving antenna. Depending on the level of noise generated, emitted, radiated, and coupled to receiver antenna, some or all of the recommendations might need to be implemented to limit unwanted noise from radiating from the circuit.

The following mitigation techniques described will help minimize the USB 3.2 de-sense.

INCREASE THE USB 3.2 TO ANTENNA SEPARATION

During the placement phase of the design, care must be taken to identify the noise source and try to physically increase the separation between the noise source and antenna. One of the major noise sources is the USB 3.2 connector itself. If possible, the antenna or USB 3.2 location can be changed to increase physical isolation. In general, doubling the distance between antenna and noise source, reduces the coupling by around 6 dB.

USB 3.2 CONNECTOR PART SELECTION: CHOOSE A BETTER USB 3.2 PART

A USB 3.2 connector has many metal fingers that are perfect in length for radiating in and around the 2.4 GHz band and beyond. A USB 3.2 connector should be selected to minimize radiation from the USB 3.2 part itself. Some recommendations are:

- > Connector fully enclosed by metal
- > No slots in the connector walls, or if there are slots, the size is very small. Also, the number of slots should be minimal.
- > Connector has as many grounding legs as possible. More legs provide better grounding from the USB 3.2 exterior to the PCB and the structure is less likely to radiate. Choose four legged connectors over two legged connectors, and so on.

The quality of the external USB 3.2 device used in the USB 3.2 port will have impact on the overall experience. If the external USB 3.2 device used in the USB 3.2 port is of poor quality, the part itself will radiate and issues will continue. A plastic base USB 3.2 device works inferior compared to fully metalized USB 3.2 devices.

GROUND THE USB 3.2 PART SOLIDLY

The USB 3.2 connector is grounded through "the grounding legs" previously mentioned. Care must be taken to ensure the leg area is a very good RF ground. One way to do this is to increase the number of ground vias placed in the "grounding leg" area.

IMPROVE THE ROUTING AND GROUNDING AROUND THE USB 3.2 PART AREA

The routing and grounding around the USB 3.2 connector part area must be handled carefully. Since this area is very "hot," any traces running on the surface layer below the physical connector part can pick up noise and transfer it to other areas or radiate the noise. These traces need to be moved to an inner layer, and this area needs to be made a very good ground.

BURY THE USB 3.2 LINES IN INNER LAYERS

The USB 3.2 lines should be routed as impedance controlled differential pairs, with ground on either side and on the layers above and below.

SHIELD THE USB 3.2 CONNECTOR PART

The radiation from the USB 3.2 connector part is very strong. It is necessary to make a "shield" and put it on top of the USB 3.2 connectors. The shield must touch the USB 3.2 body in multiple points. The shield track must have number of grounding vias so that any emitted noise from the USB 3.2 connector is swiftly grounded.

Chapter 24. Transmission Line Primer

Basic Board Level Transmission Line 24.1 Theory

NVIDIA maintains strict guidelines for high-frequency PCB transmission lines to ensure optimal signal integrity for data transmission. This section provides a brief primer into basic board-level transmission line theory.

Characteristics 24 1 1

The most important PCB transmission line characteristics are listed in the following bullets:

Trace width/height, PCB height and dielectric constant, and layer stack-up affect the characteristic trace impedance of a transmission line.

$$Z_0 \stackrel{\scriptscriptstyle \cong}{=} \left(\!\frac{L}{C}\!\right)^{1/2}$$

Signal rise time is proportional to the transmission line impedance and load capacitance.

RiseTime
$$\cong \left(\frac{Z_0 * R_{\text{Term}}}{Z_0 + R_{\text{Term}}}\right) * C_{\text{Load}}$$

Real transmission lines (as shown in the following figure) have non-zero resistances that lead to attenuation and distortion, creating signal integrity issues.

Figure 24-1. Typical Transmission Line Circuit

Transmission lines are used to "transmit" the source signal to the load or destination with as little signal degradation or reflection as possible. For this reason, it is important to design the high-speed signal transmission line to fall within characteristic guidelines based on the signal speed and type.

Physical Transmission Line Types 24.2

The two primary transmission line types often used for Jetson Thor board designs are:

- > Microstrip transmission line (Figure 25-2)
- Stripline transmission line (Figure 25-3)

The following sections describe each type of transmission.

Microstrip Transmission Line 24.2.1

Figure 24-2. Microstrip Transmission Line

$$\begin{array}{c|c}
 & \downarrow & \downarrow \\
 & \uparrow \\
 & H \\
 & Dielectric \\
 & \uparrow \\
 & \end{array}$$

$$\begin{array}{c|c}
 & \downarrow \\
 \hline
 & \uparrow \\
 & \hline
 & Z_0 = \left(\frac{87}{\sqrt{Er + 1.414}}\right) \ln \left(\frac{5.98H}{0.8W + T}\right)$$

- Z0: Impedance
- W: Trace width
- T: Trace thickness
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

24.2.2 Stripline Transmission Line

Figure 24-3. Stripline Transmission Line

- Z0: Impedance
- W: Trace width (inches)
- T: Trace thickness (inches)
- Er: Dielectric constant of substrate
- H: Distance between signal and reference plane

24.3 Driver Characteristics

Driver characteristics are important to the integrity and maximum speed of the signal. The following points identify key driver equations and concepts used to improve signal integrity and transmission speed.

- > The driver (source) has resistive output impedance Zs, which causes only a fraction of the signal voltage to propagate down the transmission line to the receiver (load).
 - Transfer function at source:

$$T1 = \frac{Z_0}{Z_S + Z_0}$$

- Driver strength is inversely proportional to the source impedance, Zs.
- > Zs also acts as the source termination, which helps dampen reflection.
 - Source reflection coefficient:

R1 =
$$\frac{(Z_S - Z_0)}{(Z_S + Z_0)}$$

24.4 Receiver Characteristics

Receiver characteristics are important to the integrity and detectability of the signal. The following points identify key receiver concepts and equations for optimum signal integrity at the final destination.

- > The receiver acts as a capacitive load and often has a high load impedance, ZL.
- > Unterminated transmission lines cause overshoot and reflection at the receiver, which can cause data corruption.
 - Output transfer function at load:

$$T2 = \frac{2 * Z_L}{Z_{L+}Z_0}$$

Load reflection coefficient:


$$R2 = \frac{(Z_L - Z_0)}{(Z_L + Z_0)}$$

- > Load impedance can be lowered with a termination resistor (R_{Term}) placed at the end of the transmission line.
 - Reflection is minimized when Z_L matches Z₀

24.5 Transmission Lines and Reference **Planes**

Defining an appropriate reference plane is vital to transmission line performance due to crosstalk and EMI issues. The following points explore appropriate reference plane identification and characteristics for optimal signal integrity:

Figure 24-4. Transmission Line Height



- Transmission line return current:
 - High-speed return current follows the path of least inductance.
 - The lowest inductance path for a transmission line is the portion of the line closest to the dielectric surface; i(D) is proportional to


$$\frac{1}{\left(1+\left(\frac{D}{H}\right)^2\right)}$$

- > Crosstalk on solid reference plane (Figure 25-5):
 - Crosstalk is caused by the mutual inductance of two parallel traces.
 - Crosstalk at the second trace is proportional to

$$\frac{1}{\left(1+\left(\frac{D}{H}\right)^2\right)}$$


The signals need to be properly spaced to minimize crosstalk

Figure 24-5. Crosstalk on Reference Plane




- > Reference plane selection
 - Solid ground is preferred as reference plane.
 - Solid power can be used as reference plane with decoupling capacitors near driver and receiver.
 - Reference plane cuts and layer changes need to be avoided.
- Power plane cut example (Figure 25-6)
 - Power plane cuts will cause EMI issues.
 - Power plane cuts also induce crosstalk to adjacent signals.

Power Plane Cuts Example Figure 24-6.



- When a cut is unavoidable:
 - Place decoupling capacitors near transition.
 - Place transition near source or receiver when decoupling capacitors are abundant (Figure 25-7).

Figure 24-7. Power Plane Cuts Example when Decouple Capacitors are **Abundant**



- When signal changes plane:
 - Try not to change the reference plane, if possible.
 - When a reference plane switches to a different power rail, a stitching capacitor is required (Figure 25-8).
 - When the same ground and power reference plane changes to a different layer, a stitching via is required (Figure 25-9).

Figure 24-8. Switching Reference Planes





Figure 24-9. Reference Plane Switch Using Via



Chapter 25. Design Guideline Glossary

The design quidelines include various terms. The following descriptions are intended to show what these terms mean and how they should be applied to a design.

- > Trace Delay
 - Max Breakout Delay Routing on Component layer: Maximum Trace Delay from module connector pin to point beyond pin array where normal trace spacing/impedance can be met. Routing passes to layer other than Component layer: Beyond this, normal trace spacing/impedance must be met.
 - Max Total Trace Delay Trace from module connector pin to device pin. This must include routing on the main PCB and any other Flex or secondary PCB. Delay is from the module connector to the final connector and device.
- Intra and Inter Pair Skews
 - Intra Pair Skew within Pair Difference in delay between two traces in differential pair: Shorter routes may require indirect path to equalize delays.
 - Inter Pair Skew Pair-to-Pair Difference between two (or possibly more) differential pairs.
- Impedance and Spacing
 - · Microstrip vs. Stripline
 - Microstrip: Traces next to single reference plane.
 - Stripline: Traces between two reference planes.
 - Trace Impedance
 - Impedance of trace determined by width and height of trace, distance from reference plane, and dielectric constant of PCB material. For differential traces, space between pair of traces is also a factor.
 - Board Trace Spacing and Spacing to other Nets Minimum distance between two traces. Usually specified in terms of dielectric height, which is distance from trace to reference layers.
 - Pair to Pair Spacing Spacing between differential traces.
 - **Breakout Spacing** Possible exception to board trace spacing where different spacing rules are

allowed under module connector pin to escape from the pin array. Outside device boundary, normal spacing rules apply.

> Reference Return

- Ground Reference Return Via and Via proximity (signal to reference)
 - Signals changing layers and reference GND planes need similar return current path.
 - Accomplished by adding via, tying both GND layers together.
- Via proximity (signal to reference) is distance between signal and reference return vias.
 - GND reference via for Differential Pair.
 - Where a differential pair changes GND reference layers, return via should be placed close to and between signal vias (example to right).
- Signal to return via ratio Number of Ground Return vias per Signal vias. For critical IFs, ratio is usually 1:1. For less critical IFs, several trace vias can share fewer return vias (that is 3:2 three trace vias and two return vias).
- Slots in Ground Reference Laver
 - When traces cross slots in adjacent power or ground plane.
 - Return current has longer path around slot.
 - Longer slots result in larger loop areas.
 - Avoid slots in GND planes or do not route across them.
- Routing over Split Power Layer Reference Layers
 - When traces cross different power areas on power plane.
 - > Return current must find longer path usually a distant bypass cap.
 - > If possible, route traces with solid plane (GND or PWR) or keep routes across single area.
 - If traces must cross two or more power areas, use stitching capacitors.
 - > Placing one cap across two PWR areas close to where traces cross area boundaries provide high-frequency path for return current.
 - > Cap value typically 0.1uF and should ideally be within 0.1" of crossing.

Notice

This document is provided for information purposes only and shall not be regarded as a warranty of a certain functionality, condition, or quality of a product. NVIDIA Corporation ("NVIDIA") makes no representations or warranties, expressed or implied, as to the accuracy or completeness of the information contained in this document and assumes no responsibility for any errors contained herein. NVIDIA shall have no liability for the consequences or use of such information or for any infringement of patents or other rights of third parties that may result from its use. This document is not a commitment to develop, release, or deliver any Material (defined below), code, or functionality.

NVIDIA reserves the right to make corrections, modifications, enhancements, improvements, and any other changes to this document, at any time without notice.

Customer should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

NVIDIA products are sold subject to the NVIDIA standard terms and conditions of sale supplied at the time of order acknowledgement, unless otherwise agreed in an individual sales agreement signed by authorized representatives of NVIDIA and customer ("Terms of Sale"). NVIDIA hereby expressly objects to applying any customer general terms and conditions with regards to the purchase of the NVIDIA product referenced in this document. No contractual obligations are formed either directly or indirectly by this document.

Unless specifically agreed to in writing by NVIDIA, NVIDIA products are not designed, authorized, or warranted to be suitable for use in medical, military, aircraft, space, or life support equipment, nor in applications where failure or malfunction of the NVIDIA product can reasonably be expected to result in personal injury, death, or property or environmental damage. NVIDIA accepts no liability for inclusion and/or use of NVIDIA products in such equipment or applications and therefore such inclusion and/or use is at customer's own risk.

NVIDIA makes no representation or warranty that products based on this document will be suitable for any specified use. Testing of all parameters of each product is not necessarily performed by NVIDIA. It is customer's sole responsibility to evaluate and determine the applicability of any information contained in this document, ensure the product is suitable and fit for the application planned by customer, and perform the necessary testing for the application in order to avoid a default of the application or the product. Weaknesses in customer's product designs may affect the quality and reliability of the NVIDIA product and may result in additional or different conditions and/or requirements beyond those contained in this document. NVIDIA accepts no liability related to any default, damage, costs, or problem which may be based on or attributable to: (i) the use of the NVIDIA product in any manner that is contrary to this document or (ii) customer product designs.

No license, either expressed or implied, is granted under any NVIDIA patent right, copyright, or other NVIDIA intellectual property right under this document. Information published by NVIDIA regarding third-party products or services does not constitute a license from NVIDIA to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property rights of the third party, or a license from NVIDIA under the patents or other intellectual property rights of NVIDIA.

Reproduction of information in this document is permissible only if approved in advance by NVIDIA in writing, reproduced without alteration and in full compliance with all applicable export laws and regulations, and accompanied by all associated conditions, limitations, and notices. THIS DOCUMENT AND ALL NVIDIA DESIGN SPECIFICATIONS, REFERENCE BOARDS, FILES, DRAWINGS, DIAGNOSTICS, LISTS, AND OTHER DOCUMENTS (TOGETHER AND SEPARATELY, "MATERIALS") ARE BEING PROVIDED "AS IS." NVIDIA MAKES NO WARRANTIES, EXPRESSED, IMPLIED, STATUTORY, OR OTHERWISE WITH RESPECT TO THE MATERIALS, AND EXPRESSLY DISCLAIMS ALL IMPLIED WARRANTIES OF NONINFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE. TO THE EXTENT NOT PROHIBITED BY LAW, IN NO EVENT WILL NVIDIA BE LIABLE FOR ANY DAMAGES, INCLUDING WITHOUT LIMITATION ANY DIRECT, INDIRECT, SPECIAL, INCIDENTAL, PUNITIVE, OR CONSEQUENTIAL DAMAGES, HOWEVER CAUSED AND REGARDLESS OF THE THEORY OF LIABILITY, ARISING OUT OF ANY USE OF THIS DOCUMENT, EVEN IF NVIDIA HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Notwithstanding any damages that customer might incur for any reason whatsoever, NVIDIA's aggregate and cumulative liability towards customer for the products described herein shall be limited in accordance with the Terms of Sale for the product.

Trademarks

NVIDIA, the NVIDIA logo, Jetson, NVIDIA, and NVIDIA Thor are trademarks and/or registered trademarks of NVIDIA Corporation in the U.S. and other countries. Other company and product names may be trademarks of the respective companies with which they are associated.

Bluetooth

The Bluetooth* word mark and logos are registered trademarks owned by the Bluetooth SIG, Inc., and any use of such marks by NVIDIA is under license.

VESA DisplayPort

DisplayPort and DisplayPort Compliance Logo, DisplayPort Compliance Logo for Dual-mode Sources, and DisplayPort Compliance Logo for Active Cables are trademarks owned by the Video Electronics Standards Association in the United States and other countries.

HDMI

HDMI, the HDMI logo, and High-Definition Multimedia Interface are trademarks or registered trademarks of HDMI Licensing LLC.

Arm

Arm, AMBA and Arm Powered are registered trademarks of Arm Limited. Cortex, MPCore and Mali are trademarks of Arm Limited. All other brands or product names are the property of their respective holders. "Arm" is used to represent Arm Holdings plc; its operating company Arm Limited; and the regional subsidiaries Arm Inc.; Arm KK; Arm Korea Limited.; Arm Taiwan Limited; Arm France SAS; Arm Consulting (Shanghai) Co. Ltd.; Arm Germany GmbH; Arm Embedded Technologies Pvt. Ltd.; Arm Norway, AS and Arm Sweden AB.

Copyright

©2025 NVIDIA Corporation. All rights reserved.

