

- Low Supply-Voltage Range, 1.8 V to 3.6 V
- Ultralow Power Consumption
 - Active Mode: 300 μ A at 1 MHz, 2.2 V
 - Standby Mode: 0.7 μ A
 - Off Mode (RAM Retention): 0.1 μ A
- Five Power-Saving Modes
- Wake-Up From Standby Mode In Less Than 6 μ s
- Frequency-Locked Loop (FLL+)
- 16-Bit RISC Architecture, 125-ns Instruction Cycle Time
- 16-Bit Timer_A With Three or Five[†] Capture/Compare Registers
- Integrated LCD Driver for 96 Segments
- On-Chip Comparator
- Brownout Detector
- Supply Voltage Supervisor/Monitor – Programmable Level Detection on MSP430F415/417 Devices Only
- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- Bootstrap Loader in Flash Devices
- Family Members Include:
 - MSP430C412: 4KB ROM, 256B RAM
 - MSP430C413: 8KB ROM, 256B RAM
 - MSP430F412: 4KB + 256B Flash
256B RAM
 - MSP430F413: 8KB + 256B Flash
256B RAM
 - MSP430F415: 16KB + 256B Flash
512B RAM
 - MSP430F417: 32KB + 256B Flash
1KB RAM
- Available in 64-Pin QFP (PM) and 64-Pin QFN (RTO/RGC) Packages
- For Complete Module Descriptions, See the MSP430x4xx Family User's Guide, Literature Number SLAU066

[†] Timer_A5 in T415 and T417 devices only

description


The Texas Instruments MSP430 family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 μ s.

The MSP430x41x series are microcontroller configurations with one or two built-in 16-bit timers, a comparator, 96 LCD segment drive capability, and 48 I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and process the data and transmit them to a host system. The comparator and timer make the configurations ideal for industrial meters, counter applications, handheld meters, etc.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. These devices have limited built-in ESD protection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

MSP430x41x


MIXED SIGNAL MICROCONTROLLER

SLAS038L - MAY 2001 - REVISED DECEMBER 2006

AVAILABLE OPTIONS


T _A	PACKAGED DEVICES	
	PLASTIC 64-PIN QFP (PQF)	PLASTIC 64-PIN QFN (PTQ/PQC)
-40°C to +85°C	MSP430C412PM MSP430C413PM MSP430F412PM MSP430F413PM MSP430F418PM MSP430F417PM	MSP430C412PQC MSP430C413PQC MSP430F412PTQ MSP430F413PTQ MSP430F418PTQ MSP430F417PTQ

pin designation – MSP430x412, MSP430x413



NC = No internal connection. External connection to V_{DD} recommended.

pin designation – MSP430x415, MSP430x417




NC = No internal connection. External connection to V_{SS} recommended.

MSP430x41x


MIXED SIGNAL MICROCONTROLLER

SLAS038L – MAY 2004 – REVISED DECEMBER 2006

functional block diagram – MSP430x412, MSP430x413



functional block diagram – MSP430x415, MSP430x417



Terminal Functions - MSP430x412, MSP430x413

TERMINAL NAME	NO.	VIO	DESCRIPTION
A _{VDD}	64		Positive terminal that supplies V _{DD} , brownout, oscillator, comparator_A, port_1, and LCD resistive divider circuitry; must not power up prior to DV _{DD} .
A _{VSS}	62		Negative terminal that supplies V _{DD} , brownout, oscillator, comparator_A. Needs to be externally connected to DV _{SS} .
DV _{DD}	1		Digital supply voltage, positive terminal. Supplies all parts, except those which are supplied via DV _{DD} .
DV _{SS}	63		Digital supply voltage, negative terminal. Supplies all digital parts, except those which are supplied via DV _{DD} /DV _{SS} .
NC	7, 19, 21		Not internally connected. Connection to V _{DD} recommended.
P1.0/TAC0	53	VO	General-purpose digital I/O / Timer_A, Capture: CC0A input, compare: Out0 output/BSL receive
P1.1/TAC0/MUX	52	VO	General-purpose digital I/O / Timer_A, Capture: CC0B input/MUX0 output. Note: TAC is only an input on this pin/BSL receive
P1.2/TAC1	51	VO	General-purpose digital I/O / Timer_A, Capture: CC1A input, compare: Out1 output
P1.3/SVOUT	50	VO	General-purpose digital I/O / SVS: output of SVS comparators
P1.4	49	VO	General-purpose digital I/O
P1.5/TAC0/ACLK	48	VO	General-purpose digital I/O / Input of Timer_A clock/output of ADC0
P1.6/CA0	47	VO	General-purpose digital I/O / Comparator_A input
P1.7/CA1	46	VO	General-purpose digital I/O / Comparator_A input
P2.0/TAC0	35	VO	General-purpose digital I/O / Timer_A capture: CC0A input, compare: Out0 output
P2.1	34	VO	General-purpose digital I/O
P2.2/S23	33	VO	General-purpose digital I/O / LCD segment output 23 (see Note 1)
P2.3/S22	34	VO	General-purpose digital I/O / LCD segment output 22 (see Note 1)
P2.4/S21	33	VO	General-purpose digital I/O / LCD segment output 21 (see Note 1)
P2.5/S20	32	VO	General-purpose digital I/O / LCD segment output 20 (see Note 1)
P2.6/CA0UT/S19	31	VO	General-purpose digital I/O / Comparator_A output/LCD segment output 19 (see Note 1)
P2.7/S18	30	VO	General-purpose digital I/O / LCD segment output 18 (see Note 1)
P2.8/S17	29	VO	General-purpose digital I/O / LCD segment output 17 (see Note 1)
P2.9/S16	28	VO	General-purpose digital I/O / LCD segment output 16 (see Note 1)
P2.10/S15	27	VO	General-purpose digital I/O / LCD segment output 15 (see Note 1)
P2.11/S14	26	VO	General-purpose digital I/O / LCD segment output 14 (see Note 1)
P2.12/S13	25	VO	General-purpose digital I/O / LCD segment output 13 (see Note 1)
P2.13/S12	24	VO	General-purpose digital I/O / LCD segment output 12 (see Note 1)
P2.14/S11	23	VO	General-purpose digital I/O / LCD segment output 11 (see Note 1)
P2.15/S10	22	VO	General-purpose digital I/O / LCD segment output 10 (see Note 1)

NOTE 1: LCD function selected automatically when applicable LCD module control bits are set, not with PnSEL bits.

MSP430x41x

MIXED SIGNAL MICROCONTROLLER

SLAS03HSL – MAY 2001 – REVISED DECEMBER 2006

Terminal Functions – MSP430x412, MSP430x413 (Continued)

TERMINAL NAME	NO.	NO.	DESCRIPTION
P4.0/PS0	21	IO	General-purpose digital IO / LCD segment output 9 (see Note 1)
P4.1/PS1	20	IO	General-purpose digital IO / LCD segment output 8 (see Note 1)
P4.2/PS2	19	IO	General-purpose digital IO / LCD segment output 7 (see Note 1)
P4.3/PS3	18	IO	General-purpose digital IO / LCD segment output 6 (see Note 1)
P4.4/PS4	17	IO	General-purpose digital IO / LCD segment output 5 (see Note 1)
P4.5/PS4	16	IO	General-purpose digital IO / LCD segment output 4 (see Note 1)
P4.6/PS1	15	IO	General-purpose digital IO / LCD segment output 3 (see Note 1)
P4.7/PS2	14	IO	General-purpose digital IO / LCD segment output 2 (see Note 1)
PS0/PS1	13	IO	General-purpose digital IO / LCD segment output 1 (see Note 1)
PS1/PS0	12	IO	General-purpose digital IO / LCD segment output 0 (see Note 1)
COM0	36	O	Common output. COM0–3 are used for LCD backplanes.
PS2/COM0	37	IO	General-purpose digital IO / Common output. COM0–3 are used for LCD backplanes.
PS3/COM1	38	IO	General-purpose digital IO / Common output. COM0–3 are used for LCD backplanes.
PS4/COM2	39	IO	General-purpose digital IO / Common output. COM0–3 are used for LCD backplanes.
P00	40	I	Input port of fourth positive (latched) analog LCD level (V0)
P5.5/P33	41	IO	General-purpose digital IO / Input port of first most-positive analog LCD level (V4 or V5)
P5.6/P23	42	IO	General-purpose digital IO / Input port of second most-positive analog LCD level (V2)
P5.7/P03	43	IO	General-purpose digital IO / Output port of most-positive analog LCD level (V1)
P6.0	59	IO	General-purpose digital IO
P6.1	60	IO	General-purpose digital IO
P6.2	61	IO	General-purpose digital IO
P6.3	2	IO	General-purpose digital IO
P6.4	3	IO	General-purpose digital IO
P6.5	4	IO	General-purpose digital IO
P6.6	5	IO	General-purpose digital IO
P6.7	6	IO	General-purpose digital IO
RSTIN#	58	I	Reset input / Nonmaskable interrupt input
TCK	57	I	Test clock. TCK is the clock input port for device programming and test.
TDX/TDLA	56	I	Test data input / Test clock input. This device protection fuse is connected to TDI.
TDO/TDR	54	IO	Test data output port. TDO/TDR data output or programming data input terminal.
TMS	55	I	Test mode select. TMS is used as an input port for device programming and test.
XIN	8	I	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.
XOUT	9	O	Output terminal of crystal oscillator XT1
QFN Pad	NA	NA	QFN package pad connection to V _{DD} , recommended

NOTE 2: LCD function selected automatically when applicable LCD module control bits are set, not with PSEL1 bits.

Terminal Functions - MSP430x415, MSP430x417

TERMINAL NAME	NO.	VIO	DESCRIPTION
AVDD	64		Positive terminal that supplies SVSS, brownout, oscillator, comparator_A, port_1, and LCD resistive bridge circuitry; must not power up prior to DVDD.
AVSS	62		Negative terminal that supplies SVSS, brownout, oscillator, comparator_A. Needs to be externally connected to DVSS.
DVDD	1		Digital supply voltage, positive terminal. Supplies all parts, except those which are supplied via DVCC.
DVSS	63		Digital supply voltage, negative terminal. Supplies all digital parts, except those which are supplied via DVCC/DVSS.
AVSSA	10		Negative terminal that supplies SVSS, brownout, oscillator, comparator_A. Needs to be externally connected to DVSS.
NC	7, 11		Not internally connected. Connection to VSS recommended.
P1.0/TMR0	69	VO	General-purpose digital IO / Timer0_A. Capture: CC00A input; compare: Out0 output/B5L transmit
P1.1/TMR0/ACQ0L	82	VO	General-purpose digital IO / Timer0_A. Capture: CC00B input/MC0L output. Note: TA0 is only an input on this pin/B5L receive
P1.2/TMR1	81	VO	General-purpose digital IO / Timer0_A, capture: CC11A input; compare: Out1 output
P1.3/TMR1/SVSSOUT	50	VO	General-purpose digital IO / Timer1_A, capture: CC00B input/SVSS output of SVSS inverter
P1.4/TMR1	49	VO	General-purpose digital IO / Timer1_A, capture: CC00A input; compare: Out0 output
P1.5/TMR0/L/AOL	48	VO	General-purpose digital IO / input of Timer0_A, clock/output of ACLK
P1.6/CA0	47	VO	General-purpose digital IO / Comparator_A input
P1.7/CA1	46	VO	General-purpose digital IO / Comparator_A input
P2.0/TMR2	45	VO	General-purpose digital IO / Timer0_A capture: CC00A input; compare: Out2 output
P2.1/TMR1	34	VO	General-purpose digital IO / Timer1_A, capture: CC11A input; compare: Out1 output
P2.2/TM12SEG0	35	VO	General-purpose digital IO / Timer1_A, capture: CC00A input; compare: Out0 output/LCD segment output 20 (see Note 1)
P2.3/TM12SEG1	34	VO	General-purpose digital IO / Timer1_A, capture: CC00A input; compare: Out0 output/LCD segment output 22 (see Note 1)
P2.4/TM14SEG1	33	VO	General-purpose digital IO / Timer1_A, capture: CC00A input; compare: Out4 output/LCD segment output 21 (see Note 1)
P2.5/TM14CLRSEG0	32	VO	General-purpose digital IO / input of Timer1_A, clock/LCD segment output 20 (see Note 1)
P2.6/CA0UT/S11	31	VO	General-purpose digital IO / Comparator_A output/LCD segment output 19 (see Note 1)
P2.7/TM18	30	VO	General-purpose digital IO / LCD segment output 18 (see Note 1)
P3.0/S17	29	VO	General-purpose digital IO / LCD segment output 17 (see Note 1)
P3.1/S18	28	VO	General-purpose digital IO / LCD segment output 18 (see Note 1)
P3.2/S19	27	VO	General-purpose digital IO / LCD segment output 19 (see Note 1)
P3.3/S14	26	VO	General-purpose digital IO / LCD segment output 14 (see Note 1)
P3.4/S13	25	VO	General-purpose digital IO / LCD segment output 13 (see Note 1)
P3.5/S12	24	VO	General-purpose digital IO / LCD segment output 12 (see Note 1)
P3.6/S11	23	VO	General-purpose digital IO / LCD segment output 11 (see Note 1)
P3.7/S10	22	VO	General-purpose digital IO / LCD segment output 10 (see Note 1)

NOTE 3: LCD function selected automatically when appropriate LCD module control bits are set, not with PmSEL bits.

MSP430x41x

MIXED SIGNAL MICROCONTROLLER

SLAS03HSL – MAY 2001 – REVISED DECEMBER 2006

Terminal Functions – MSP430x415, MSP430x417 (Continued)

TERMINAL NAME	NO.	NO.	DESCRIPTION
P4.0/S0	21	VO	General-purpose digital I/O / LCD segment output 9 (see Note 1)
P4.1/S0	20	VO	General-purpose digital I/O / LCD segment output 8 (see Note 1)
P4.2/S7	19	VO	General-purpose digital I/O / LCD segment output 7 (see Note 1)
P4.3/S6	18	VO	General-purpose digital I/O / LCD segment output 6 (see Note 1)
P4.4/S5	17	VO	General-purpose digital I/O / LCD segment output 5 (see Note 1)
P4.5/S4	16	VO	General-purpose digital I/O / LCD segment output 4 (see Note 1)
P4.6/S3	15	VO	General-purpose digital I/O / LCD segment output 3 (see Note 1)
P4.7/S2	14	VO	General-purpose digital I/O / LCD segment output 2 (see Note 1)
PS.0/S1	13	VO	General-purpose digital I/O / LCD segment output 1 (see Note 1)
PS.1/S0	12	VO	General-purpose digital I/O / LCD segment output 0 (see Note 1)
COM0	36	O	Common output. COM0–3 are used for LCD backplanes.
PS.2/COM1	37	VO	General-purpose digital I/O / common output. COM0–3 are used for LCD backplanes.
PS.3/COM2	38	VO	General-purpose digital I/O / common output. COM0–3 are used for LCD backplanes.
PS.4/COM3	39	VO	General-purpose digital I/O / common output. COM0–3 are used for LCD backplanes.
P00	40	I	Input port of fourth positive (brightest) analog LCD level (V0)
P5.5/T03	41	VO	General-purpose digital I/O / input port of third most positive analog LCD level (V4 or V3)
P5.6/T02	42	VO	General-purpose digital I/O / input port of second most positive analog LCD level (V2)
P5.7/T03	43	VO	General-purpose digital I/O / output port of most positive analog LCD level (V1)
P6.0	59	VO	General-purpose digital I/O
P6.1	60	VO	General-purpose digital I/O
P6.2	61	VO	General-purpose digital I/O
P6.3	2	VO	General-purpose digital I/O
P6.4	3	VO	General-purpose digital I/O
P6.5	4	VO	General-purpose digital I/O
P6.6	5	VO	General-purpose digital I/O
P5.8/SVIN	6	VO	General-purpose digital I/O / SVIN, analog input
RSTIN#	58	I	Reset input / Nonmaskable interrupt input port.
TCK	57	I	Test clock. TCK is the clock input port for device programming and test.
TxD/TDI	56	I	Test data input / Test clock input. This device protection fuse is connected to TDI.
TDO/TDR	54	VO	Test data output port. TDO/TDR data output or programming data input terminal.
TMS	55	I	Test mode select. TMS is used as an input port for device programming and test.
XIN	8	I	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.
XOUT	9	O	Output terminal of crystal oscillator XT1.
QFN Pad	NA	NA	QFN package pad connection to V _{DD} , recommended

NOTE 4: LCD function selected automatically when applicable LCD module control bits are set, not with PSEL1 bits.

short-form description**CPU**

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

Instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CS/1/R2
Constant Generator	CS/R3
General Purpose Register	R4
General Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General Purpose Register	R10
General Purpose Register	R11
General-Purpose Register	R12
General Purpose Register	R13
General-Purpose Register	R14
General Purpose Register	R15

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,R5	R4 + R5 → R5
Single operand, destination only	e.g. CALL R6	PC → (TOS), R6 → PC
Relative jump, unconditional	e.g. JNE	Jump-on-equal R6 = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	■	■	MOV R4,R5	MOV R10,R11	R10 → R11
Indirect	■	■	MOV X(R4),Y(R5)	MOV (R4), R5	M(D+R4) → M(S+R5)
Symbolic (PC relative)	■	■	MOV D04,T04		M(D04) → M(T04)
Absolute	■	■	MOV \$MEM,\$TCON		M(MEM) → M(TCON)
Indexed	■		MOV @R10,Y(R6)	MOV @R10,T06(R6)	M(R10) → M(T06+R6)
Indirect displacement	■		MOV @R10+,R11	MOV @R10+,R11	M(R10) → R11 R10 + 2 → R10
Immediate	■		MOV #T04	MOV #5,T04	#5 → M(T04)

NOTE: S = source D = destination



MSP430x41x

MIXED SIGNAL MICROCONTROLLER

SLAS038L – MAY 2001 – REVISED DECEMBER 2006

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- Active mode (AM)
 - All clocks are active.
- Low-power mode 0 (LPM0)
 - CPU is disabled.
 - ACLK and SMCLK remain active, MCLK is available to modules.
 - PLL+ loop control remains active.
- Low-power mode 1 (LPM1)
 - CPU is disabled.
 - ACLK and SMCLK remain active, MCLK is available to modules.
 - PLL+ loop control is disabled.
- Low-power mode 2 (LPM2)
 - CPU is disabled.
 - MCLK, PLL+ loop control, and DCOCLK are disabled.
 - DCO's dc generator remains enabled.
 - ACLK remains active.
- Low-power mode 3 (LPM3)
 - CPU is disabled.
 - MCLK, PLL+ loop control, and DCOCLK are disabled.
 - DCO's dc generator is disabled.
 - ACLK remains active.
- Low-power mode 4 (LPM4)
 - CPU is disabled.
 - ACLK is disabled.
 - MCLK, PLL+ loop control, and DCOCLK are disabled.
 - DCO's dc generator is disabled.
 - Crystal oscillator is stopped.



POST OFFICE BOX 5012 • DALLAS, TEXAS 75222

Interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh to 0FFE0h. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Flash memory	WDTFO RTTV (see Note 1)	Reset	0FFFh	15, highest
NMI Oscillator fault Flash memory access violation	NMIIFG (see Notes 1 and 2) OFIFO (see Notes 1 and 3) ACCVIFG (see Notes 1 and 3)	Nonmaskable Nonmaskable Nonmaskable	0FFFCh	14
Timer1_A5 (see Note 4)	TA1CC0R0 CCIFG (see Note 5)	Maskable	0FFFAn	13
Timer1_A5 (see Note 4)	TA1CCR1 to TA1CCR4 CCIFGs and TA1CTL.TAIFG (see Notes 1 and 2)	Maskable	0FFF9h	12
Comparator_A	CMPIFG	Maskable	0FFF8h	11
Watchdog timer	WDTFO	Maskable	0FFF7h	10
			0FFF6h	9
			0FFF5h	8
			0FFF4h	7
Timer_A3/TimerD_A3	TACCCR0/TACCCR0 CCIFG (see Note 5)	Maskable	0FFFCh	6
Timer_A3/TimerD_A3	TACCCR1/TACCCR1, TACCCR2/TACCCR2 CCIFGs and TACLT/TACCTL.TAIFG (see Notes 1 and 2)	Maskable	0FFEAh	5
IO port P1 (eight flags)	P1IFG0 to P1IFG7 (see Notes 1 and 2)	Maskable	0FFE8h	4
			0FFE7h	3
			0FFE6h	2
IO port P0 (eight flags)	P0IFG0 to P0IFG7 (see Notes 1 and 2)	Maskable	0FFECh	1
Basic Timer1	BTIFG	Maskable	0FFEDh	0, lowest

- NOTES: 1. Multiple source flags.
 2. Interrupt flags are located in the module.
 3. (Nonmaskable: the individual interrupt-enable bit can disable an interrupt event, but the general interrupt-enable cannot.)
 4. Implemented in MSP430x415 and MSP430x417 devices only.

MSP430x41x MIXED SIGNAL MICROCONTROLLER

SLAS038L - MAY 2001 - REVISED DECEMBER 2006

special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
08h			ACCVE	NMVE			OFIE	WOTIE
	rw-0	rw-0					rw-0	rw-0

Address	7	6	5	4	3	2	1	0
10h	BTIE							
	rw-0							

WOTIE: Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval timer mode.

OFIE: Oscillator fault interrupt enable

NMVE: Nonmaskable interrupt enable

ACCVE: Flash access violation interrupt enable

BTIE: Basic Timer1 interrupt enable

interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
02h				NMIFG			OFIFG	WOTIFG
	rw-0	rw-0					rw-0	rw-0

Address	7	6	5	4	3	2	1	0
04h	BTIFG							
	rw-0							

WOTIFG: Set on watchdog-timer overflow (in watchdog mode) or security key violation. Reset with VCC power-up, or a reset condition at the RST/NMI pin in Halt mode.

OFIFG: Flag set on oscillator fault


NMIFG: Set via RST/NMI pin

BTIFG: Basic Timer1 interrupt flag

module enable registers 1 and 2

Address	7	6	5	4	3	2	1	0
0A0000h								

Legend: rw-0,1: Bit Can Be Read and Written. It Is Reset or Set by POR.
ro-(0,1): Bit Can Be Read and Written. It Is Reset or Set by POR.
SFR RX Not Present in Device.



POST OFFICE BOX 65530 • DALLAS, TEXAS 75265

memory organization


	MSP430F412	MSP430F413	MSP430F415	MSP430F417
Memory	Size	4KB	8KB	16KB
Interrupt vector	Flash	0FFFFh to 0FFE0h	0FFFFh to 0FFE0h	0FFFFh to 0FFE0h
Code memory	Flash	0FFFFh to 0F000h	0FFFFh to 0C000h	0FFFFh to 0B000h
Information memory	Size	256 Byte	256 Byte	256 Byte
	Flash	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h
Boot memory	Size	1KB	1KB	1KB
	ROM	0FFFFh to 0C000h	0FFFFh to 0C000h	0FFFFh to 0C000h
RAM	Size	256 Byte	256 Byte	512 Byte
		02FFh to 0200h	02FFh to 0200h	02FFh to 0200h
Peripherals	16-bit	0FFFh to 0100h	0FFFh to 0100h	0FFFh to 0100h
	8-bit	0FFh to 010h	0FFh to 010h	0FFh to 010h
	8-bit SFR	0FFh to 00h	0FFh to 00h	0FFh to 00h

	MSP430G412	MSP430G413
Memory	Size	4KB
Interrupt vector	ROM	0FFFFh to 0FFE0h
Code memory	ROM	0FFFFh to 0F000h
Information memory	Size	NA
Boot memory	Size	NA
RAM	Size	256 Byte
		02FFh to 0200h
Peripherals	16-bit	0FFFh to 0100h
	8-bit	0FFh to 010h
	8-bit SFR	0FFh to 00h

bootstrap loader (BSL)

The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the application report *Features of the MSP430 Bootstrap Loader*, literature number SLAA089.

BSL FUNCTION	PIN, RTD, TSC PACKAGE PIN#
Data Transmit	S2 - P1.0
Data Receive	S2 - P1.1



MSP430x41x

MIXED SIGNAL MICROCONTROLLER

SLAS038L – MAY 2001 – REVISED DECEMBER 2006

flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0 to n. Segments A and B are also called information memory.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.

