

- Low Supply-Voltage Range, 1.8 V to 3.6 V
- Ultralow Power Consumption
 - Active Mode: 200 μ A at 1 MHz, 2.2 V
 - Standby Mode: 0.7 μ A
 - Off Mode (RAM Retention): 0.1 μ A
- Five Power-Saving Modes
- Wake-Up From Standby Mode in Less Than 6 μ s
- Frequency-Locked Loop (FLL+)
- 16-Bit RISC Architecture, 125-ns Instruction Cycle Time
- 16-Bit Timer_A With Three or Five† Capture/Compare Registers
- Integrated LCD Driver for 96 Segments
- On-Chip Comparator
- Brownout Detector
- Supply Voltage Supervisor/Monitor – Programmable Level Detection on MSP430F415/417 Devices Only
- Serial Onboard Programming, No External Programming Voltage Needed, Programmable Code Protection by Security Fuse
- Bootstrap Loader in Flash Devices
- Family Members Include:
 - MSP430C412: 4KB ROM, 256B RAM
 - MSP430C413: 8KB ROM, 256B RAM
 - MSP430F412: 4KB + 256B Flash 256B RAM
 - MSP430F413: 8KB + 256B Flash 256B RAM
 - MSP430F415: 16KB + 256B Flash 512B RAM
 - MSP430F417: 32KB + 256B Flash 1KB RAM
- Available in 64-Pin QFP (PM) and 64-Pin QFN (RTD/RGC) Packages
- For Complete Module Descriptions, See the *MSP430x4xx Family User's Guide*, Literature Number SLAU056

† Timer_A5 in T415 and T417 devices only

description

The Texas Instruments MSP430 family of ultra-low-power microcontrollers consists of several devices featuring different sets of peripherals targeted for various applications. The architecture, combined with five low power modes, is optimized to achieve extended battery life in portable measurement applications. The device features a powerful 16-bit RISC CPU, 16-bit registers, and constant generators that contribute to maximum code efficiency. The digitally controlled oscillator (DCO) allows wake-up from low-power modes to active mode in less than 6 μ s.

The MSP430x41x series are microcontroller configurations with one or two built-in 16-bit timers, a comparator, 96 LCD segment drive capability, and 48 I/O pins.

Typical applications include sensor systems that capture analog signals, convert them to digital values, and process the data and transmit them to a host system. The comparator and timer make the configurations ideal for industrial meters, counter applications, handheld meters, etc.



This integrated circuit can be damaged by ESD. Texas Instruments recommends that all integrated circuits be handled with appropriate precautions. Failure to observe proper handling and installation procedures can cause damage. ESD damage can range from subtle performance degradation to complete device failure. Precision integrated circuits may be more susceptible to damage because very small parametric changes could cause the device not to meet its published specifications. These devices have limited built-in ESD protection.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



POST OFFICE BOX 655865 • DALLAS, TEXAS 75265


Copyright © 2006, Texas Instruments Incorporated

MSP430x41x
MIXED SIGNAL MICROCONTROLLER

SLASH431 - MAY 2004 - REVISED DECEMBER 2008


AVAILABLE OPTIONS		
T _A	PACKAGED DEVICES	
	PLASTIC 64-PIN QFP (PM)	PLASTIC 64-PIN QFP (RTD/RGC)
-40°C to 85°C	MSP430C412PM	MSP430C412RGC
	MSP430C413PM	MSP430C413RGC
	MSP430F412PM	MSP430F412RTD
	MSP430F413PM	MSP430F413RTD
	MSP430F415PM	MSP430F415RTD
	MSP430F417PM	MSP430F417RTD

pin designation – MSP430x412, MSP430x413



NC – No internal connection. External connection to V_{DD} recommended.

pin designation – MSP430x415, MSP430x417



NC – No internal connection. External connection to V_{SS} recommended.




TEXAS
INSTRUMENTS

POST OFFICE BOX 655561 • DALLAS, TEXAS 75265


MIXED SIGNAL MICROCONTROLLER

RECEIVED MAY 2008 / REVISED DECEMBER 2008

functional block diagram – MSP430x412, MSP430x413



functional block diagram – MSP430x415, MSP430x417



Terminal Functions – MSP430x412, MSP430x413

TERMINAL NAME	NO.	IO	DESCRIPTION
AV _{CC}	64		Positive terminal that supplies SVS, brownout, oscillator, comparator_A, port_1, and LCD relative divider circuitry; must not power up prior to DV _{CC} .
AV _{SS}	62		Negative terminal that supplies SVS, brownout, oscillator, comparator_A. Needs to be externally connected to DV _{SS} .
DV _{CC}	1		Digital supply voltage, positive terminal. Supplies all parts, except those which are supplied via AV _{CC} .
DV _{SS}	63		Digital supply voltage, negative terminal. Supplies all digital parts, except those which are supplied via AV _{CC} /AV _{SS} .
NC	7, 10, 11		Not internally connected. Connection to V _{SS} recommended.
P1.0/TA0	53	IO	General-purpose digital IO / Timer_A, Capture: CC0A input, compare: Out0 output/BSL transmit
P1.1/TA0MCLK	52	IO	General-purpose digital IO / Timer_A, Capture: CC0B input/MCLK output. Note: TA0 is only an input on this pin/BSL receive.
P1.2/TA1	51	IO	General-purpose digital IO / Timer_A, Capture: CC1A input, compare: Out1 output
P1.3/SVISOUT	50	IO	General-purpose digital IO / SVS: output of SVS comparator
P1.4	49	IO	General-purpose digital IO
P1.5/TACLK/ACLK	48	IO	General-purpose digital IO / Input of Timer_A clock/output of ACLK
P1.6/CA0	47	IO	General-purpose digital IO / Comparator_A input
P1.7/CA1	46	IO	General-purpose digital IO / Comparator_A input
P2.0/TA2	45	IO	General-purpose digital IO / Timer_A capture: CC2A input, compare: Out2 output
P2.1	44	IO	General-purpose digital IO
P2.2/S23	35	IO	General-purpose digital IO / LCD segment output 23 (see Note 1)
P2.3/S22	34	IO	General-purpose digital IO / LCD segment output 22 (see Note 1)
P2.4/S21	33	IO	General-purpose digital IO / LCD segment output 21 (see Note 1)
P2.5/S20	32	IO	General-purpose digital IO / LCD segment output 20 (see Note 1)
P2.6/CAOUT/S19	31	IO	General-purpose digital IO / Comparator_A output/LCD segment output 19 (see Note 1)
P2.7/S18	30	IO	General-purpose digital IO / LCD segment output 18 (see Note 1)
P3.0/S17	29	IO	General-purpose digital IO / LCD segment output 17 (see Note 1)
P3.1/S16	28	IO	General-purpose digital IO / LCD segment output 16 (see Note 1)
P3.2/S15	27	IO	General-purpose digital IO / LCD segment output 15 (see Note 1)
P3.3/S14	26	IO	General-purpose digital IO / LCD segment output 14 (see Note 1)
P3.4/S13	25	IO	General-purpose digital IO / LCD segment output 13 (see Note 1)
P3.5/S12	24	IO	General-purpose digital IO / LCD segment output 12 (see Note 1)
P3.6/S11	23	IO	General-purpose digital IO / LCD segment output 11 (see Note 1)
P3.7/S10	22	IO	General-purpose digital IO / LCD segment output 10 (see Note 1)

NOTE 1: LCD function selected automatically when applicable LCD module control bits are set, not with P3SEL bits.



MSP430x41x

MIXED SIGNAL MICROCONTROLLER

SLASH32 – MAY 2004 – REVISED DECEMBER 2008

Terminal Functions – MSP430x412, MSP430x413 (Continued)

TERMINAL NAME	NO.	I/O	DESCRIPTION
P4.0/59	21	I/O	General-purpose digital I/O / LCD segment output 9 (see Note 1)
P4.1/58	20	I/O	General-purpose digital I/O / LCD segment output 8 (see Note 1)
P4.2/57	19	I/O	General-purpose digital I/O / LCD segment output 7 (see Note 1)
P4.3/56	18	I/O	General-purpose digital I/O / LCD segment output 6 (see Note 1)
P4.4/55	17	I/O	General-purpose digital I/O / LCD segment output 5 (see Note 1)
P4.5/54	16	I/O	General-purpose digital I/O / LCD segment output 4 (see Note 1)
P4.6/53	15	I/O	General-purpose digital I/O / LCD segment output 3 (see Note 1)
P4.7/52	14	I/O	General-purpose digital I/O / LCD segment output 2 (see Note 1)
P5.0/51	13	I/O	General-purpose digital I/O / LCD segment output 1 (see Note 1)
P5.1/50	12	I/O	General-purpose digital I/O / LCD segment output 0 (see Note 1)
COM0	36	O	Common output. COM0–3 are used for LCD backplanes.
P5.2/COM1	37	I/O	General-purpose digital I/O / Common output. COM0–3 are used for LCD backplanes.
P5.3/COM2	38	I/O	General-purpose digital I/O / Common output. COM0–3 are used for LCD backplanes.
P5.4/COM3	39	I/O	General-purpose digital I/O / Common output. COM0–3 are used for LCD backplanes.
R00	40	I	Input port of fourth positive (biased) analog LCD level (V6)
P5.5/R13	41	I/O	General-purpose digital I/O / Input port of third most positive analog LCD level (V4 or V5)
P5.6/R22	42	I/O	General-purpose digital I/O / Input port of second most positive analog LCD level (V2)
P5.7/R30	43	I/O	General-purpose digital I/O / Output port of most positive analog LCD level (V1)
P6.0	59	I/O	General-purpose digital I/O
P6.1	60	I/O	General-purpose digital I/O
P6.2	61	I/O	General-purpose digital I/O
P6.3	2	I/O	General-purpose digital I/O
P6.4	3	I/O	General-purpose digital I/O
P6.5	4	I/O	General-purpose digital I/O
P6.6	5	I/O	General-purpose digital I/O
P6.7	6	I/O	General-purpose digital I/O
RST/WM	58	I	Reset input / Nonmaskable interrupt input
TCK	57	I	Test clock. TCK is the clock input port for device programming and test.
TDI/TCLK	56	I	Test data input / Test clock input. The device protection fuse is connected to TDI.
TDO/TCK	54	I/O	Test data output port. TDO/TDI data output or programming data input terminal.
TMS	56	I	Test mode select. TMS is used as an input port for device programming and test.
XIN	8	I	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.
XOUT	9	O	Output terminal of crystal oscillator XT1.
QFN Pad	NA	NA	QFN package pad connection to V _{SS} , recommended.

NOTE 2: LCD function selected automatically when applicable LCD module control bits are set, not with P4SEL bits.

Terminal Functions – MSP430x415, MSP430x417

TERMINAL NAME	NO.	IO	DESCRIPTION
AV_{CC}	64		Positive terminal that supplies SVS, brownout, oscillator, comparator_A, port_1, and LCD relative divider circuitry; must not power up prior to DV_{CC} .
AV_{SS}	62		Negative terminal that supplies SVS, brownout, oscillator, comparator_A. Needs to be externally connected to DV_{SS} .
DV_{CC}	1		Digital supply voltage, positive terminal. Supplies all parts, except those which are supplied via AV_{CC} .
DV_{SS}	63		Digital supply voltage, negative terminal. Supplies all digital parts, except those which are supplied via AV_{CC}/AV_{SS} .
AV_{SS2}	10		Negative terminal that supplies SVS, brownout, oscillator, comparator_A. Needs to be externally connected to DV_{SS} .
NC	7, 11		Not internally connected. Connection to V_{SS} recommended.
P1.0/TAB.0	69	IO	General-purpose digital IO / Timer0_A capture; CC0A input, compare; Out0 output/BSL transmit
P1.1/TAB.0/MCLK	68	IO	General-purpose digital IO / Timer0_A capture; CC0B input/MCLK output. Note: TAB.0 is only an input on this pin/BSL receive
P1.2/TAB.1	61	IO	General-purpose digital IO / Timer0_A capture; CC1A input, compare; Out1 output
P1.3/TAB.0 SVSOUT	50	IO	General-purpose digital IO / Timer1_A capture; CC0B input/SVS output of SVS comparator
P1.4/TAB.0	49	IO	General-purpose digital IO / Timer1_A capture; CC0A input, compare; Out0 output
P1.5/TAB.0CLK/ ACLK	48	IO	General-purpose digital IO / input of Timer0_A clock/output of ACLK
P1.6/CA0	47	IO	General-purpose digital IO / Comparator_A input
P1.7/CA1	46	IO	General-purpose digital IO / Comparator_A input
P2.0/TAB.2	45	IO	General-purpose digital IO / Timer0_A capture; CC2A input, compare; Out2 output
P2.1/TAB.1	44	IO	General-purpose digital IO / Timer1_A capture; CC1A input, compare; Out1 output
P2.2/TAB.2/S23	36	IO	General-purpose digital IO / Timer1_A capture; CC2A input, compare; Out3 output/LCD segment output 23 (see Note 1)
P2.3/TAB.3/S23	34	IO	General-purpose digital IO / Timer1_A capture; CC0A input, compare; Out3 output/LCD segment output 22 (see Note 1)
P2.4/TAB.4/S21	33	IO	General-purpose digital IO / Timer1_A capture; CC4A input, compare; Out4 output/LCD segment output 21 (see Note 1)
P2.5/TAB.0CLK/S20	32	IO	General-purpose digital IO / input of Timer1_A clock/LCD segment output 20 (see Note 1)
P2.6/CAOUT/S19	31	IO	General-purpose digital IO / Comparator_A output/LCD segment output 19 (see Note 1)
P2.7/S18	30	IO	General-purpose digital IO / LCD segment output 18 (see Note 1)
P2.8/S17	29	IO	General-purpose digital IO / LCD segment output 17 (see Note 1)
P2.1/S16	28	IO	General-purpose digital IO / LCD segment output 16 (see Note 1)
P2.2/S15	27	IO	General-purpose digital IO / LCD segment output 15 (see Note 1)
P2.3/S14	26	IO	General-purpose digital IO / LCD segment output 14 (see Note 1)
P2.4/S13	25	IO	General-purpose digital IO / LCD segment output 13 (see Note 1)
P2.5/S12	24	IO	General-purpose digital IO / LCD segment output 12 (see Note 1)
P2.6/S11	23	IO	General-purpose digital IO / LCD segment output 11 (see Note 1)
P2.7/S10	22	IO	General-purpose digital IO / LCD segment output 10 (see Note 1)

NOTE 2: LCD function selected automatically when applicable LCD module control bits are set, not with PxSEL bits.



**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655561 • DALLAS, TEXAS 75265

MSP430x41x

MIXED SIGNAL MICROCONTROLLER

SLA044J1 – MAY 2004 – REVISED DECEMBER 2008

Terminal Functions – MSP430x415, MSP430x417 (Continued)

TERMINAL NAME	NO.	I/O	DESCRIPTION
P4.0/59	21	I/O	General-purpose digital I/O / LCD segment output 9 (see Note 1)
P4.1/58	20	I/O	General-purpose digital I/O / LCD segment output 8 (see Note 1)
P4.2/57	19	I/O	General-purpose digital I/O / LCD segment output 7 (see Note 1)
P4.3/56	18	I/O	General-purpose digital I/O / LCD segment output 6 (see Note 1)
P4.4/55	17	I/O	General-purpose digital I/O / LCD segment output 5 (see Note 1)
P4.5/54	16	I/O	General-purpose digital I/O / LCD segment output 4 (see Note 1)
P4.6/53	15	I/O	General-purpose digital I/O / LCD segment output 3 (see Note 1)
P4.7/52	14	I/O	General-purpose digital I/O / LCD segment output 2 (see Note 1)
P5.0/51	13	I/O	General-purpose digital I/O / LCD segment output 1 (see Note 1)
P5.1/50	12	I/O	General-purpose digital I/O / LCD segment output 0 (see Note 1)
COM0	36	O	Common output. COM0–3 are used for LCD backplanes.
P5.2/COM1	37	I/O	General-purpose digital I/O / common output. COM0–3 are used for LCD backplanes.
P5.3/COM2	38	I/O	General-purpose digital I/O / common output. COM0–3 are used for LCD backplanes.
P5.4/COM3	39	I/O	General-purpose digital I/O / common output. COM0–3 are used for LCD backplanes.
IN0	40	I	Input port of fourth positive (biased) analog LCD level (V6)
P5.5/V13	41	I/O	General-purpose digital I/O / input port of third most positive analog LCD level (V4 or V3)
P5.6/V22	42	I/O	General-purpose digital I/O / input port of second most positive analog LCD level (V2)
P5.7/V32	43	I/O	General-purpose digital I/O / output port of most positive analog LCD level (V1)
P6.0	59	I/O	General-purpose digital I/O
P6.1	60	I/O	General-purpose digital I/O
P6.2	61	I/O	General-purpose digital I/O
P6.3	2	I/O	General-purpose digital I/O
P6.4	3	I/O	General-purpose digital I/O
P6.5	4	I/O	General-purpose digital I/O
P6.6	5	I/O	General-purpose digital I/O
P6.7/VSYSN	8	I/O	General-purpose digital I/O / ΔV_{IN} , analog input
RST/WM	58	I	Reset input / Nonmaskable interrupt input port.
TCK	57	I	Test clock. TCK is the clock input port for device programming and test.
TDI/TCLK	56	I	Test data input / Test clock input. The device protection fuse is connected to TDI.
TDO/TCK	54	I/O	Test data output port. TDO/TDI data output or programming data input terminal.
TMS	55	I	Test mode select. TMS is used as an input port for device programming and test.
XIN	8	I	Input port for crystal oscillator XT1. Standard or watch crystals can be connected.
XOUT	9	O	Output terminal of crystal oscillator XT1.
QFN Pad	NA	NA	QFN package pad connection to V_{SS} , recommended

NOTE 4: LCD function selected automatically when applicable LCD module control bits are set, not with P4SEL bits.

short-form description

CPU

The MSP430 CPU has a 16-bit RISC architecture that is highly transparent to the application. All operations, other than program-flow instructions, are performed as register operations in conjunction with seven addressing modes for source operand and four addressing modes for destination operand.

The CPU is integrated with 16 registers that provide reduced instruction execution time. The register-to-register operation execution time is one cycle of the CPU clock.

Four of the registers, R0 to R3, are dedicated as program counter, stack pointer, status register, and constant generator, respectively. The remaining registers are general-purpose registers.

Peripherals are connected to the CPU using data, address, and control buses, and can be handled with all instructions.

instruction set

The instruction set consists of 51 instructions with three formats and seven address modes. Each instruction can operate on word and byte data. Table 1 shows examples of the three types of instruction formats; the address modes are listed in Table 2.

Program Counter	PC/R0
Stack Pointer	SP/R1
Status Register	SR/CS/R2
Constant Generator	CG/R3
General-Purpose Register	R4
General-Purpose Register	R5
General-Purpose Register	R6
General-Purpose Register	R7
General-Purpose Register	R8
General-Purpose Register	R9
General-Purpose Register	R10
General-Purpose Register	R11
General-Purpose Register	R12
General-Purpose Register	R13
General-Purpose Register	R14
General-Purpose Register	R15

Table 1. Instruction Word Formats

Dual operands, source-destination	e.g. ADD R4,RS	R4 ← RS → RS
Single operands, destination only	e.g. CALL R8	PC → (TOS), R8 → PC
Relative jump, unconditional	e.g. JNE	Jump-on-equal bit = 0

Table 2. Address Mode Descriptions

ADDRESS MODE	S	D	SYNTAX	EXAMPLE	OPERATION
Register	●	●	MOV R _s ,R _d	MOV R10,R11	R10 → R11
Indexed	●	●	MOV X(R _s),Y(R _d)	MOV 2(R5),6(R6)	M(2+R5) → M(6+R6)
Symbolic (PC relative)	●	●	MOV EOE,TONE		M(EOE) → M(TONE)
Absolute	●	●	MOV AMEM,STC0A7		M(MEM) → M(TC0A7)
Indirect	●		MOV @R _s ,Y(R _d)	MOV @R10,Tab(R6)	M(R10) → M(Tab+R6)
Indirect autoincrement	●		MOV @R _s ,R _n	MOV @R10,R11	M(R10) → R11 R10 + 2 → R10
Immediate	●		MOV #X,TONE	MOV #45,TONE	#45 → M(TONE)

NOTE: S = source D = destination



**TEXAS
INSTRUMENTS**

POST OFFICE BOX 518681 • DALLAS, TEXAS 75251

MSP430x41x

MIXED SIGNAL MICROCONTROLLER

SLASH01 - MAY 2004 - REVISED DECEMBER 2008

operating modes

The MSP430 has one active mode and five software selectable low-power modes of operation. An interrupt event can wake up the device from any of the five low-power modes, service the request and restore back to the low-power mode on return from the interrupt program.

The following six operating modes can be configured by software:

- **Active mode (AM)**
 - All clocks are active.
- **Low-power mode 0 (LPM0)**
 - CPU is disabled.
 - ACLK and SMCLK remain active, MCLK is available to modules.
 - FLL+ loop control remains active.
- **Low-power mode 1 (LPM1)**
 - CPU is disabled.
 - ACLK and SMCLK remain active, MCLK is available to modules.
 - FLL+ loop control is disabled.
- **Low-power mode 2 (LPM2)**
 - CPU is disabled.
 - MCLK, FLL+ loop control, and DCOCLK are disabled.
 - DCO's dc generator remains enabled.
 - ACLK remains active.
- **Low-power mode 3 (LPM3)**
 - CPU is disabled.
 - MCLK, FLL+ loop control, and DCOCLK are disabled.
 - DCO's dc generator is disabled.
 - ACLK remains active.
- **Low-power mode 4 (LPM4)**
 - CPU is disabled.
 - ACLK is disabled.
 - MCLK, FLL+ loop control, and DCOCLK are disabled.
 - DCO's dc generator is disabled.
 - Crystal oscillator is stopped.

interrupt vector addresses

The interrupt vectors and the power-up starting address are located in the address range of 0FFFFh to 0FFEDh. The vector contains the 16-bit address of the appropriate interrupt-handler instruction sequence.

INTERRUPT SOURCE	INTERRUPT FLAG	SYSTEM INTERRUPT	WORD ADDRESS	PRIORITY
Power-up External reset Watchdog Flash memory	WDTIFG KEYV (see Note 1)	Reset	0FFFDh	15, highest
NMI Oscillator fault Flash memory access violation	NMIIFG (see Notes 1 and 2) OFIFG (see Notes 1 and 2) ACCVIFG (see Notes 1 and 3)	(Non/maskable) (Non/maskable) (Non/maskable)	0FFFCCh	14
Timer1_A5 (see Note 4)	TA1CCR0 CCFG (see Note 2)	Maskable	0FFFAh	13
Timer1_A5 (see Note 4)	TA1CCR1 to TA1CCR4 CCFGs and TA1CTL TAFG (see Notes 1 and 2)	Maskable	0FFFBh	12
Comparator_A	CMPIF0	Maskable	0FFFDh	11
Watchdog timer	WDTIFG	Maskable	0FFFAh	10
			0FFDCh	9
			0FFDh	8
			0FFEDh	7
Timer_A3/Timer0_A3	TACCR0/TACCR0 CCFG (see Note 2)	Maskable	0FFEDh	6
Timer_A3/Timer0_A3	TACCR1/TACCR1 TACCR2/TACCR2 CCFGs and TACTL/TACTL TAFG (see Notes 1 and 2)	Maskable	0FFEAh	5
IO port P1 (eight flags)	P1IFG.0 to P1IFG.7 (see Notes 1 and 2)	Maskable	0FFEBh	4
			0FFE9h	3
			0FFE4h	2
IO port P0 (eight flags)	P0IFG.0 to P0IFG.7 (see Notes 1 and 2)	Maskable	0FFEDh	1
Basic Timer1	BTIFG	Maskable	0FFDCh	0, lowest

- NOTES:
- Multiple source flags
 - Interrupt flags are located in the module
 - (Non/maskable): the individual interrupt-enable bit can disable an interrupt event, but the general interrupt-enable cannot.
 - Implemented in MSP430x415 and MSP430x417 devices only

MSP430x41x MIXED SIGNAL MICROCONTROLLER

SLASH041 - MAY 2004 - REVISED DECEMBER 2008

special function registers

Most interrupt and module enable bits are collected into the lowest address space. Special function register bits that are not allocated to a functional purpose are not physically present in the device. Simple software access is provided with this arrangement.

Interrupt enable 1 and 2

Address	7	6	5	4	3	2	1	0
0x			ACCIE	NMIE			OFIE	WDIE
			rw-0	rw-0			rw-0	rw-0
Address	7	6	5	4	3	2	1	0
1x	BTIE							
	rw-0							

WDIE: Watchdog timer interrupt enable. Inactive if watchdog mode is selected. Active if watchdog timer is configured in interval timer mode.

OFIE: Oscillator fault interrupt enable

NMIE: Nonmaskable interrupt enable

ACCIE: Flash access violation interrupt enable

BTIE: Basic Timer1 interrupt enable

Interrupt flag register 1 and 2

Address	7	6	5	4	3	2	1	0
0x				NMIFG			OFIFG	WDIFG
				rw-0			rw-1	rw-0
Address	7	6	5	4	3	2	1	0
1x	BTIFG							
	rw-0							

WDIFG: Set on watchdog-timer overflow (in watchdog mode) or security key violation. Reset with V_{CC} power-up, or a reset condition at the RST/NMI pin in reset mode.

OFIFG: Flag set on oscillator fault

NMIFG: Set via RST/NMI pin

BTIFG: Basic Timer1 interrupt flag

module enable registers 1 and 2

Address	7	6	5	4	3	2	1	0
0x/05h								

Legend: rw-0,1: Bit Can Be Read and Written. It is Reset or Set by PUC.
 rw-0,1,0: Bit Can Be Read and Written. It is Reset or Set by POR.
 SFR Bit Not Present in Device.

memory organization

		MSP430F412	MSP430F413	MSP430F415	MSP430F417
Memory	Size	4KB	8KB	16KB	32KB
Interrupt vector	Flash	0FFFFh to 0FFEDh	0FFFFh to 0FFEDh	0FFFFh to 0FFEDh	0FFFFh to 0FFEDh
Code memory	Flash	0FFFFh to 0F000h	0FFFFh to 0E000h	0FFFFh to 0C000h	0FFFFh to 08000h
Information memory	Size	256 Byte	256 Byte	256 Byte	256 Byte
	Flash	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h	010FFh to 01000h
Boot memory	Size	1KB	1KB	1KB	1KB
	ROM	0FFTh to 0C00h	0FFTh to 0C00h	0FFTh to 0C00h	0FFTh to 0C00h
RAM	Size	256 Byte	256 Byte	512 Byte	1 KB
		02FFh to 0200h	02FFh to 0200h	02FFh to 0200h	05FFh to 0200h
Peripherals	16-bit	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h	01FFh to 0100h
	8-bit	0FFh to 010h	0FFh to 010h	0FFh to 010h	0FFh to 010h
	8-bit GPR	0Fh to 00h	0Fh to 00h	0Fh to 00h	0Fh to 00h

		MSP430C412	MSP430C413
Memory	Size	4KB	8KB
Interrupt vector	ROM	0FFFFh to 0FFEDh	0FFFFh to 0FFEDh
Code memory	ROM	0FFFFh to 0F000h	0FFFFh to 0E000h
Information memory	Size	NA	NA
Boot memory	Size	NA	NA
RAM	Size	256 Byte	256 Byte
		02FFh to 0200h	02FFh to 0200h
Peripherals	16-bit	01FFh to 0100h	01FFh to 0100h
	8-bit	0FFh to 010h	0FFh to 010h
	8-bit GPR	0Fh to 00h	0Fh to 00h

bootstrap loader (BSL)

The MSP430 BSL enables users to program the flash memory or RAM using a UART serial interface. Access to the MSP430 memory via the BSL is protected by user-defined password. For complete description of the features of the BSL and its implementation, see the application report *Features of the MSP430 Bootstrap Loader*, literature number SLAAG09.

BSL FUNCTION	PNL, RTD, RSC PACKAGE PINS
Data Transmit	53 - P1.0
Data Receive	52 - P1.1

MSP430x41x MIXED SIGNAL MICROCONTROLLER

SLASH51 - MAY 2004 - REVISED DECEMBER 2008

flash memory

The flash memory can be programmed via the JTAG port, the bootstrap loader, or in-system by the CPU. The CPU can perform single-byte and single-word writes to the flash memory. Features of the flash memory include:

- Flash memory has n segments of main memory and two segments of information memory (A and B) of 128 bytes each. Each segment in main memory is 512 bytes in size.
- Segments 0 to n may be erased in one step, or each segment may be individually erased.
- Segments A and B can be erased individually, or as a group with segments 0 to n . Segments A and B are also called *information memory*.
- New devices may have some bytes programmed in the information memory (needed for test during manufacturing). The user should perform an erase of the information memory prior to the first use.

