

# LATTICE FPGA-UG-02042-26.4 Programming Cables User Guide

Home » LATTICE » LATTICE FPGA-UG-02042-26.4 Programming Cables User Guide



#### **Contents**

- 1 LATTICE FPGA-UG-02042-26.4 Programming **Cables**
- 2 Features
- **3 Programming Cables**
- **4 Programming Cable Pin Definitions**
- **5 Programming Software**
- **6 Target Board Design Considerations**
- **7 Programming Flywire and Connection Reference**
- **8 Connecting the Programming Cable**
- 9 Programming Cable TRST Pin
- 10 Programming Cable ispEN Pin
- 11 Ordering Information
- 12 Technical Support
- **13 Revision History**
- 14 Documents / Resources
  - 14.1 References
- **15 Related Posts**



LATTICE FPGA-UG-02042-26.4 Programming Cables



#### **Disclaimers**

Lattice makes no warranty, representation, or guarantee regarding the accuracy of information contained in this document or the suitability of its products for any particular purpose. All information herein is provided AS IS and with all faults, and all risk associated with such information is entirely with Buyer. Buyer shall not rely on any data and performance specifications or parameters provided herein. Products sold by Lattice have been subject to limited testing and it is the Buyer's responsibility to independently determine the suitability of any products and to test and verify the same. No Lattice products should be used in conjunction with mission- or safety-critical or any other application in which the failure of Lattice's product could create a situation where personal injury, death, severe property or environmental damage may occur. The information provided in this document is proprietary to Lattice Semiconductor, and Lattice reserves the right to make any changes to the information in this document or to any products at any time without notice.

#### **Features**

- Support for all Lattice programmable products
  - 2.5 V to 3.3 V I2C programming (HW-USBN-2B)
  - 1.2 V to 3.3 V JTAG and SPI programming (HW-USBN-2B)
  - 1.2 V to 5 V JTAG and SPI programming (all other cables)
  - Ideal for design prototyping and debugging
- Connect to multiple PC interfaces
  - USB (v.1.0, v.2.0)
  - PC Parallel Port
- Easy-to-use programming connectors
  - Versatile flywire, 2 x 5 (.100") or 1 x 8 (.100") connectors
  - 6 feet (2 meters) or more of programming cable length (PC to DUT)
- Lead-free/RoHS compliant construction



Figure 1.1. USB Cable - HW-USBN-2B

### **Programming Cables**

Lattice Programming Cable products are the hardware connection for in-system programming of all Lattice devices. After you complete your logic design and create a programming file with the Lattice Diamond®/ispLEVER® Classic development tools, you can use Diamond Programmer or ispVM™ System software to program devices on your board. The ispVM System/Diamond Programmer software automatically generates the appropriate programming commands, programming addresses and programming data based on information stored in the programming file and parameters you set in Diamond Programmer/ispVM System. Programming signals are then generated from the USB or parallel port of a PC and directed through the programming cable to the device. No additional components are required for programming. Diamond Programmer/ispVM System software is included with all Lattice design tool products and is available for download from the Lattice web site at www.latticesemi.com/programmer.

### **Programming Cable Pin Definitions**

The functions provided by the programming cables correspond with available functions on Lattice programmable devices. Since some devices contain different programming features, the specific functions provided by the programming cable may depend on the selected target device. ispVM System/Diamond Programmer software automatically generates the appropriate functions based on the selected device. See Table 3.1 for an overview of the programming cable functions.

Table 3.1. Programming Cable Pin Definitions.

Programming Cable Pin	Name	Programming Cable Pin Type	Description
vcc	Programming Voltage	Input	Connect to VCCIO or VCCJ plane of the ta rget device. Typical ICC = 10 mA. The targ et board provides the VCC supply/reference for the cable.
TDO/SO	Test Data Ou tput	Input	Used to shift data out via the IEEE1149.1 ( JTAG) programming standard.
TDI/SI	Test Data Inp ut	Output	Used to shift data in via the IEEE1149.1 pr ogramming standard.
			Enable device to be programmed.
ISPEN/PROG	Enable	Output	Also functions as SN/SSPI Chip Select for SPI programming with HW-USBN-2B.
TRST	Test Reset	Output	Optional IEEE 1149.1 state machine reset.
DONE	DONE	Input	DONE indicates status of configuration
TMS	Test Mode S elect Input	Output	Used to control the IEEE1149.1 state mach ine.
GND	Ground	Input	Connect to ground plane of the target device
TCK/SCLK	Test Clock In put	Output	Used to clock the IEEE1149.1 state machine
INIT	Initialize	Input	Indicates device is ready for configuration t o begin. INITN is only found on some devic es.
I2C: SCL*	I2C SCL	Output	Provides the I2C signal SCL
I2C: SDA*	I2C SDA	Output	Provides the I2C signal SDA.
5 V OUT*	5 V Out	Output	Provides a 5 V signal for the iCEprogM105 0 Programmer.

Note: Only found on the HW-USBN-2B cable.



<sup>\*</sup> Indicates flywire connections required for most basic JTAG programming.

Note: Requires Diamond Programmer 3.1 or later.





Figure 3.2. Programming Cable In-System Programming Interface for the PC (HW-USB-1A or HW-USB-2A)\* **Note**: Lattice PAC-Designer® software does not support programming with USB cables. To program ispPAC devices with these cables, use the Diamond Programmer/ispVM System software.



**Note**: HW7265-DL3, HW7265-DL3A, HW-DL-3B, HW-DL-3C and HW-DLN-3C are functionally equivalent products.




Figure 3.4. Programming Cable In-System Programming Interface for the PC (pDS4102-DL2 or pDS4102- DL2A)




Figure 3.5. Programming Cable In-System Programming Interface for the PC (HW7265-DL2 or HW7265-DL2A)\*

Figure 3.5. Programming Cable In-System Programming Interface for the PC (HW7265-DL2 or HW7265-DL2A)\*

**Note:** For reference purposes, the 2 x 10 connector on the HW7265-DL2 or HW7265-DL2A is equivalent to Tyco 102387-1. This will interface to standard 100-mil spacing 2 x 5 headers, or a 2 x 5 keyed, recessed male connector such as the 3M N2510-5002RB.

#### **Programming Software**

Diamond Programmer and ispVM System for Classic devices is the preferred programming management software tool for all Lattice devices and download cables. The latest version of Lattice Diamond Programmer or ispVM System software is available for download from the Lattice web site at www.latticesemi.com/programmer.

#### **Target Board Design Considerations**

A 4.7 k $\Omega$  pull-down resistor is recommended on the TCK connection of the target board. This pull-down is recommended to avoid inadvertent clocking of the TAP controller induced by fast clock edges or as VCC ramps up. This pull-down is recommended for all Lattice programmable families.

The I2C signals SCL and SDA are open drain. A 2.2  $k\Omega$  pull-up resistor to VCC is required on the target board. Only VCC values of 3.3 V and 2.5 V for I2C are supported by the HW-USBN-2B cables.

For Lattice device families that feature low power, it is recommended to add a 500  $\Omega$  resistor between VCCJ and GND during the programming interval when a USB programming cable is connected to a very low power board design. A FAQ is available that discusses this in more depth at:

#### http://www.latticesemi.com/en/Support/AnswerDatabase/2/2/0/2205

The JTAG programming port speed may need to be governed when using the programming cables connected to customer PCBs. This is especially important when there is long PCB routing or with many daisy-chained devices. The Lattice programming software can adjust the timing of TCK applied to the JTAG programming port from the cable. This low-precision port setting of TCK depends on many factors, including the PC speed and the type of cable used (parallel port, USB or USB2). This software feature provides an option to slow the TCK for debug or noisy environments. A FAQ is available that discusses this in more depth at:

#### http://www.latticesemi.com/en/Support/AnswerDatabase/9/7/974.aspx

The USB download cable can be used to program Power Manager or ispClock products with Lattice programming software. When using the USB cable with the Power Manager I devices, (POWR604, POWR1208, POWR1208P1), you must slow do TCK by a factor of 2. A FAQ is available that discusses this in more depth at: <a href="http://www.latticesemi.com/en/Support/AnswerDatabase/3/0/306.aspx">http://www.latticesemi.com/en/Support/AnswerDatabase/3/0/306.aspx</a>

### **Programming Flywire and Connection Reference**

Refer to Table 6.1 to identify, per Lattice device, how to connect various Lattice programming cable flywires. JTAG, SPI and I2C configuration unambiguously identified. Legacy cables and hardware are included for reference. In addition, various header configurations are tabulated.

Table 6.1. Pin and Cable Reference

HW-USBN-2B	TDI/ SI	TD O/S O	тмѕ	TCK/ SCLK	ISPEN/ PROG	DO NE	TRST(OUTPUT)	vcc	GN D	I2 C
Flywire color	Oran ge	Bro wn	Purpl e	White	Yellow	Blu e	Green	Red	Blac k	Y ell o w
HW-USBN-2A	TDI	TD O	тмѕ	тск	ispEN/P ROG	INI T	TRST(OUTPUT)/ DONE(INPUT)	vcc	GN D	
Flywire color	Oran ge	Bro wn	Purpl e	White	Yellow	Blu e	Green	Red	Blac k	
HW-DLN-3C	TDI	TD O	тмѕ	тск	ispEN/P ROG		TRST(OUTPUT)	vcc	GN D	
Flywire color	Oran ge	Bro wn	Purpl e	White	Yellow	na	Green	Red	Blac k	
	Outp ut	Inpu t	Outpu t	Outpu t	Output	Inp ut	Input/Output	Input	Inpu t	O u
Programming cable pin type Target Board Reco mmendation	_	_	4.7 k Ω Pul I-Up	4.7 k Ω Pull -Dow n	(Note 1)	_	_	(Not e 2)	_	(N o (N o
	1	ect the		mming	cable wire	s (abo	ve) to the correspo	nding o	levice	or

**JTAG Port Devices** 

ECP5™	TDI	TD O	TMS	TCK		Requ ired	Req uire d
LatticeECP3 <sup>TM</sup> /LatticeE CP2M <sup>TM</sup> LatticeECP2 <sup>TM</sup> /LatticeECP <sup>TM</sup> / LatticeE C <sup>TM</sup>	TDI	TD O	TMS	TCK		Required	Req uire d
LatticeXP2™/LatticeXP ™	TDI	TD O	TMS	TCK		Requ ired	Req uire d
LatticeSC™/LatticeSCM ™	TDI	TD O	TMS	тск		Required	Req uire d
MachXO2™/MachXO3 ™/MachXO3D™	TDI	TD O	TMS	тск		Required	Req uire d
MachXO™	TDI	TD O	TMS	тск		Required	Req uire d
ORCA®/FPSC	TDI	TD O	TMS	тск		Required	Req uire d
ispXPGA®/ispXPLD™	TDI	TD O	TMS	тск	Optional connections to device ispEN, PROGRAMN,	Required	Req uire d
ispMACH® 4000/ispMA CH/ispLSI® 5000	TDI	TD O	TMS	тск	INITN, DONE and/or TRST signals (Define in Custom I/O settings in is pVM System	Requ ired	Req uire d
MACH®4A	TDI	TD O	TMS	тск	or Diamond Programmer software. Not all devices have these pins available)	Requ ired	Req uire d
ispGDX2™	TDI	TD O	TMS	тск		Required	Req uire d
ispPAC®/ispClock™ (N ote 4)	TDI	TD O	TMS	TCK		Requ ired	Req uire d
Platform Manager <sup>TM</sup> /Po wer Manager/ Power M anager II/Platform Man ager II (Note 4)	TDI	TD O	TMS	TCK		Requ ired	Req uire d

Table 6.1. Pin and Cable Reference

HW-USBN-2B	TDI/S	TD O/S O	TMS	TCK/S CLK	ISPEN/ PROG	DO NE	TRST(OUTPUT)	VC C	GN D	I2 C
Flywire color	Orang e	Bro wn	Purpl e	White	Yellow	Blu e	Green	Red	Blac k	Y ell o
HW-USBN-2A	TDI	TD O	TMS	тск	ispEN/ PROG	INIT	TRST(OUTPUT)/D ONE(INPUT)	VC C	GN D	
Flywire color	Orang e	Bro wn	Purpl e	White	Yellow	Blu e	Green	Red	Blac k	
HW-DLN-3C	TDI	TD O	TMS	тск	ispEN/ PROG		TRST(OUTPUT)	VC C	GN D	
Flywire color	Orang e	Bro wn	Purpl e	White	Yellow	na	Green	Red	Blac k	
	Outpu t	Inpu t	Outp ut	Output	Output	Inpu t	Input/Output	Inpu t	Inpu t	0
Programming cable pi n type Target Board R ecommendation	_	_	4.7 k Ω Pu II-Up	4.7 kΩ Pull-D own	(Note 1)	_	_	(Not e 2)	_	(N (N
	Conne eader			mming ca	able wires	(abov	re) to the correspon	ding d	evice (	or h

### **Slave SPI Port Devices**

ECP5	MOSI	MIS O	_	CCLK	SN				Req uire d
LatticeECP3	MOSI	MIS O	_	CCLK	SN	Optional connections to device PROGRAMN, INI TN and/or DONE signals		Req uire d	Req uire d
MachXO2/MachXO3/M achXO3D	SI	SO	_	CCLK	SN		TIV and/or DOINE Signals		Req uire d
CrossLink™ LIF-MD60 00	MOSI	MIS O	_	SPI_S CK	SPI_SS	Opt. CD ON E	CRESET_B	Req uire d	Req uire d
iCE40™/iCE40LM/iCE 40 Ultra™/ iCE40 Ultra Lite™	SPI_ SI	SPI _S O	_	SPI_S CK	SPI_SS _B	Opt. CD ON E	CRESET_B	Req uire d	Req uire d

#### **I2C Port Devices**

MachXO2/MachXO3/M achXO3D	_	_	_	_	1 *	Optional connections to device PR			Req uire d	
Platform Manager II	_	_	_	_	OGRAMI nals	N, INIT	N and/or DONE sig	Req uire d	Req uire d	S CL M
L-ASC10	_	_	_	_	_	_	_	Req uire d	Req uire d	
CrossLink LIF- MD6000	_	_	_	_	_	Opt. CD ON E	CRESET_B	Req uire d	Req uire d	

#### **Headers**

1 x 10 conn (various ca bles)	3	2	6	8	4	9 or 10	5 or 9	1	7	
1 x 8 conn (see Figure 3.4)	3	2	6	8	4	_	5	1	7	
2 x 5 conn (see Figure 3.5)	5	7	3	1	10	_	9	6	2, 4, or 8	

### **Programmers**

Model 300	5	7	3	1	10	_	9	6	2, 4, or 8	
iCEprog™ iCEprogM1 050	8	5	_	7	9	3	1	6	10	

#### Notes:

- For older Lattice ISP devices, a 0.01  $\mu$ F decoupling capacitor is required on ispEN/ENABLE of the target board.
- For HW-USBN-2A/2B, the target board supplies the power Typical ICC = 10 mA. For devices that have a VCCJ pin, the VCCJ must be connected devices, connect the appropriate bank VCCIO to the cable's VCC. A 0.1  $\mu$ F decoupling capacitor is required on VCCJ or VCCIO close to the device. sheet to determine if the device has a VCCJ pin or what VCCIO bank governs the target programming port (this may not be the same as a target 3. Open drain signals. Target board should have ~2.2 k $\Omega$  pull-up resistor connected to the same plane to which VCC is connected. HW-USBN-2B cables to VCC.
- When using PAC-Designer® software to program ispPAC or ispClock devices, do not connect TRST/DONE.

- If using a cable older than HW-USBN-2B, connect a +5 V external supply between iCEprogM1050 pin 4 (VCC) and pin 2 (GND).
- For HW-USBN-2B, only VCC values of 3.3 V thru 2.5 V are supported for I2C.

### **Connecting the Programming Cable**

The target board must be unpowered when connecting, disconnecting, or reconnecting the programming cable. Always connect the programming cable's GND pin (black wire) before connecting any other JTAG pins. Failure to follow these procedures can result in damage to the target programmable device.

#### **Programming Cable TRST Pin**

Connecting the board TRST pin to the cable TRST pin is not recommended. Instead, connect the board TRST pin to Vcc. If the board TRST pin is connected to the cable TRST pin, instruct ispVM/Diamond Programmer to drive the TRST pin high.

#### To configure ispVM/Diamond Programmer to drive TRST pin high:

- · Select the Options menu item.
- Select Cable and I/O Port Setup.
- Select the TRST/Reset Pin-Connected checkbox.
- · Select the Set High radio button.

If the proper option is not selected, the TRST pin is driven low by ispVM/Diamond Programmer. Consequently, the BSCAN chain does not work because the chain is locked into a RESET state.

#### **Programming Cable ispEN Pin**

The following pins should be grounded:

- BSCAN pin of the 2000VE devices
- ENABLE pin of MACH4A3/5-128/64, MACH4A3/5-64/64 and MACH4A3/5-256/128 devices.

However, you have the option of having the BSCAN and ENABLE pins driven by the ispEN pin from the cable. In this case, ispVM/Diamond Programmer must be configured to drive the ispEN pin low as follows:

To configure ispVM/Diamond Programmer to drive ispEN pin low:

- 1. Select the Options menu item.
- 2. Select Cable and I/O Port Setup.
- 3. Select the ispEN/BSCAN Pin Connected checkbox.
- 4. Select the Set Low radio button.

Each programming cable ships with two small connectors that help you keep the flywires organized. The following manufacturer and part number is one possible source for equivalent connectors:

- 1 x 8 Connector (for example, Samtec SSQ-108-02-T-S)
- 2 x 5 Connector (for example, Samtec SSQ-105-02-T-D)

The programming cable flywire or headers are intended to connect to standard 100-mil spacing headers (pins spaced 0.100 inch apart). Lattice recommends a header with length of 0.243 inches or 6.17 mm. Though, headers of other lengths may work equally well.

## **Ordering Information**

Table 10.1. Programming Cable Feature Summary

Feature	HW-U SBN-2 B	HW-U SBN-2 A	HW-U SB-2A	HW-U SB-1A	HW- DLN-3 C	HW726 5-DL3, HW726 5-DL3 A, HW- DL-3B, HW- DL-3C	HW726 5-DL2	HW726 5-DL2 A	PDS41 02-DL2	PDS41 02-DL2 A
USB	Х	Х	Х	Х	_	_	_	_	_	_
PC-Parallel	_	_	_	_	Х	Х	Х	Х	Х	Х
1.2 V Suppor t	х	Х	Х	_	_	_	_	_	_	_
1.8 V Suppor t	х	х	х	х	х	х	_	х	_	х
2.5-3.3 V Support	x	х	х	х	x	x	x	x	x	x
5.0 V Suppor	_	х	х	Х	Х	х	х	х	х	х
2 x 5 Connec tor	_	х	х	х	х	х	х	х	_	_
1 x 8 Connec tor		х	х	х	х	х	_	_	х	х
Flywire	Х	Х	Х	Х	Х	Х	_	_	_	_
Lead-free Co nstruction	х	х	_	_	х	_	_	_	_	_
Available for order	х	_	_	_	х	_	_	_	_	_

Table 10.2. Ordering Information


Description	Ordering Part Nu mber	China RoHS Environment- Friendly Use Period (EFUP )
Programming cable (USB). Contains 6' USB cable, flywire connectors, 8-position (1 x 8) adapter and 10-position (2 x 5) adapter, lead-free, RoHS compliant construction.	HW-USBN-2B	
Programming cable (PC only). Contains parallel port adapter, 6' cable, flywire connectors, 8-position (1 x 8) ad apter and 10-position (2 x 5) adapter, lead-free, RoHS compliant construction.	HW-DLN-3C	

**Note:** Additional cables are described in this document for legacy purposes only, these cables are no longer produced. The cables currently available for order are fully equivalent replacement items.

### Appendix A. Troubleshooting the USB Driver Installation

It is essential that you install the drivers before connecting your PC to the USB cable. If the cable is connected before installing the drivers, Windows will try to install its own drivers that may not work. If you have attempted to connect the PC to the USB cable without first installing the appropriate drivers, or have trouble communicating with the Lattice USB cable after installing the drivers, follow the steps below:

- 1. Plug in the Lattice USB cable. Choose Start > Settings > Control Panel > System.
- 2. In the System Properties dialog box, click the Hardware tab and Device Manager button. Under Universal Serial Bus controllers, you should see Lattice USB ISP Programmer. If you do not see this, look for the Unknown Device with the yellow flag. Double click on the Unknown Device icon.



3. In the Unknown device Properties dialog box, click Reinstall Driver.



Figure A.2. Unknown Device Properties

4. Select Browse my computer for driver software.



Figure A.3. Update Driver Software

Browse to the isptools\ispvmsystem directory for the Lattice EzUSB driver.




Figure A.4. Lattice EzUSB Driver

Browse to the isptools\ispvmsystem\Drivers\FTDIUSBDriver directory for the FTDI FTUSB driver.




Figure A.5. FTDI FTUSB Driver

- 5. For Diamond installations, browse to Iscc/diamond/data/vmdata/drivers. Click Next.
- 6. Select Install this Driver software anyway. The system updates the driver.



Figure A.6. Windows Security

7. Click Close and finish installing the USB driver.




Figure A.7. USB Installation Completed

8. Under Control Panel >System >Device Manager > Universal Serial Bus Controllers should include the following: For the Lattice EzUSB Driver: Lattice USB ISP Programmer device installed.




Figure A.8. Installation Completed

For the FTDI FTUSB Driver: USB Serial Converter A and Converter B devices installed




Figure A.9. Installation Completed

If you are experiencing problems or need additional information, contact Lattice Technical Support.

### **Technical Support**

For assistance, submit a technical support case at www.latticesemi.com/techsupport.

### **Revision History**

Section	Change Summary
Programming Cables	Updated Lattice website link to www.latticesemi.com/programmer.
Programming Software	Opdated Lattice website link to www.latticesenii.com/programmer.

## Revision 26.3, October 2019

Section	Change Summary
Target Board Design Considerations; Programmin g Flywire and Connection Reference	Clarified VCC values that I2C interface supports. Added notes to Table 6.1.

# **Revision 26.2, May 2019**

Section	Change Summary
_	Added Disclaimers section.
	Updated Table 6.1. Pin and Cable Reference.
	Added MachXO3D
	Added CRESET_B to Crosslink I2C. Updated items under I2C Port Devices
	· Added Platform Manager II.
Programming Flywire and Co nnection Reference	· Changed order of ispPAC. Updated items under I2C Port Devices.
	· Changed Power Manager II to Platform Manager II and updated I2C: SDA value.
	· Changed ASC to L-ASC10
	Updated footnote 4 to include ispClock devices. Adjusted trademarks.
Revision History	Updated format.
Back cover	Updated template.
_	Minor editorial changes

## **Revision 26.1, May 2018**

Section	Change Summary
All	Corrected entries in the Slave SPI Port Devices section of Table 6.1.

# Revision 26.0, April 2018

Section	Change Summary
All	Changed document number from UG48 to FPGA-UG-02024. Updated document template.
Programming Cables	Removed redundant information and changed link to www/latticesemi.com/software.
Programming Cable Pin Definitions	Updated Programming Cable Pin names in Table 3.1. Programming Cable Pin Definitions.
Programming Flywire and Connection Reference	Replaced Table 2. Flywire Conversion Reference and Table 3 Recommended Pin Connections with a single Table 6.1 Pin and Cable Reference.
Ordering Information	Moved Table 10.1. Programming Cable Feature Summary under Ordering Information.

# Revision 25.0, November 2016

Section	Change Summary
Programming Flywire and Co nnection Reference	Revised Table 3, Recommended Pin Connections. Added CrossLink device.

## Revision 24.9, October 2015

Section	Change Summary
Programming Flywire and Co nnection Reference	Revised Table 3, Recommended Pin Connections.
	Added CRESET-B column. Added iCE40 UltraLite device.
Technical Support Assistance	Updated Technical Support Assistance information.

# Revision 24.8, March 2015

Section	Change Summary
Programming Cable Pin Definitions	Revised description of INIT in Table 1, Programming Cable Pin Definitions.

# Revision 24.7, January 2015

Section	Change Summary
Programming Cable Pin Definitions	In Table 1, Programming Cable Pin Definitions, ispEN/Enable/PROG changed to ispEN/Enable/PROG/SN and its description revised.  Updated Figure 2, Programming Cable In-System Programming Interface for the PC (HW-USBN-2B).
Programming Cable ispEN P in	In Table 4, Programming Cable Feature Summary, HW-USBN-2B marked as av ailable for order.
Ordering Information	HW-USBN-2A changed to HW- USBN-2B.

# Revision 24.6, July 2014

Section	Change Summary
All	Changed document title from ispDOWNLOAD Cables to Programming Cables U ser's Guide.
Programming Cable Pin Definitions	Updated Table 3, Recommended Pin Connections. Added ECP5, iCE40LM, iC E40 Ultra, and MachXO3 device families.
Target Board Design Considerations	Updated section. Updated FAQ link on ispVM tool control of TCK duty cycle and /or frequency.
Technical Support Assistance	Updated Technical Support Assistance information.

### Revision 24.5, October 2012

Section	Change Summary
Programming Flywire and Co nnection Reference	Added iCE40 configuration port pin names to the Flywire Conversion Reference table.
Programming Flywire and Connection Reference	Added iCE40 information to Recommended Cable Connections table.

# Revision 24.4, February 2012

Section	Change Summary
All	Updated document with new corporate logo.

## Revision 24.3, November 2011

Section	Change Summary
All	Document transferred to user's guide format.
Features	Added Figure USB Cable – HW-USBN-2A.
Programming Flywire and Connection Reference	Updated Recommended Cable Connections table for MachXO2 devices.
Target Board Design Considerations	Updated section.
Appendix A	Added section.

### Revision 24.2, October 2009

Section	Change Summary
All	Added information related to the physical specifications of the flywire connectors.

### Revision 24.1, July 2009


Section	Change Summary
All	Added Target Board Design Considerations text section.
Programming Flywire and Connection Reference	Added section heading.

### **Previous Revisions**

Section	Change Summary
_	Previous Lattice releases.

### www.latticesemi.com

### **Documents / Resources**



### References

- # FPGA Design Software | Lattice Semiconductor
- # Lattice Semiconductor | The Low Power FPGA Leader

- # latticesemi.com/en/Support/AnswerDatabase/2/2/0/2205
- # latticesemi.com/en/Support/AnswerDatabase/3/0/306.aspx
- # latticesemi.com/en/Support/AnswerDatabase/9/7/974.aspx
- # Lattice Semiconductor | Legal Notices
- # Lattice Diamond Programmer and Deployment Tool
- # Sign In

Manuals+,