

intel Quartus Prime Design Software User Guide

Home » Intel » intel Quartus Prime Design Software User Guide 🖺




Contents

- 1 intel Quartus Prime Design Software
- **2 INTRODUCTION**
- **3 ADDITIONAL DEVELOPMENT TOOLS**
- **4 INTEL QUARTUS PRIME DESIGN SOFTWARE FEATURES SUMMARY**
- **5 Getting Started Steps**
- 6 Documents / Resources
 - **6.1 References**
- **7 Related Posts**



intel Quartus Prime Design Software



INTRODUCTION

The Intel® Quartus® Prime Software is revolutionary in performance and productivity for FPGA, CPLD, and SoC designs, providing a fast path to convert your concept into reality. The Intel Quartus Prime Software also supports many third-party tools for synthesis, static timing analysis, board-level simulation, signal integrity analysis, and formal verification.

		AVAILABILITY			
INTEL QUARTUS PRIME DESIGN SOFTWARE			PRO EDIT	STANDARD EDI TION	LITE EDITION
			(\$)	(\$)	(FREE)
	Intel® Agilex™ series		Р		
Device Support	Intel® Stratix® series	IV, V		Р	
		10	Р		
	Intel® Arria® series	II			P1
		II, V		Р	
		10	Р	Р	
	Intel® Cyclone® series	IV, V		Р	Р
		10 LP		Р	Р
		10 GX	P2		
	Intel® MAX® series	II, V, 10		Р	Р
Design Flow	Partial reconfiguration		Р	P3	
	Block-based design		Р		
	Incremental optimization		Р		

Design Entry/Planning	IP Base Suite	Р	Р	Available f or purchas e
	Intel® HLS Compiler	Р	Р	Р
	Platform Designer (Standard)		Р	Р
	Platform Designer (Pro)	Р		
	Design Partition Planner	Р	Р	
	Chip Planner	Р	Р	Р
	Interface Planner	Р		
	Logic Lock regions	Р	Р	
	VHDL	Р	Р	Р
	Verilog	Р	Р	Р
	SystemVerilog	Р	P4	P4
	VHDL-2008	Р	P4	
Functional Simulation	Questa*-Intel® FPGA Starter Edition software	Р	Р	Р
T different cirridiation	Questa*-Intel® FPGA Edition softwar e	P5	P5	P 65
	Fitter (Place and Route)	Р	Р	Р
Compilation	Early placement	Р		
(Synthesis & Place and	Register retiming	Р	Р	
Route)	Fractal synthesis	Р		
	Multiprocessor support	Р	Р	
	Timing Analyzer	Р	Р	Р
Timing and Power Verific	Design Space Explorer II	Р	Р	Р
ation	Power Analyzer	Р	Р	Р
	Power and Thermal Calculator	P6		
In-System Debug	Signal Tap Logic Analyzer	Р	Р	Р
	Transceiver toolkit	Р	Р	
	Intel Advanced Link Analyzer	Р	Р	
Operating System (OS) S upport	Windows/Linux 64 bit support	Р	Р	Р

Price	Buy Fixed - \$3,995 Float - \$4, 995	Buy Fixed – \$2,995 Float – \$3,995	Free
Download	Download Now	Download Now	Download Now

Notes

- 1. The only Arria II FPGA supported is the EP2AGX45 device.
- 2. The Intel Cyclone 10 GX device support is available for free in the Pro Edition software.
- 3. Available for Cyclone V and Stratix V devices only and requires a partial reconfiguration license.
- 4. Limited language support.
- 5. Requires an additional license.
- 6. Integrated in the Intel Quartus Prime Software and available as a standalone tool. Only supports Intel Agilex and Intel Stratix 10 devices.

ADDITIONAL DEVELOPMENT TOOLS

Intel® FPGA SDK for Op enCLTM	•No additional licenses are required. •Supported with the Intel Quartus Prime Pro/Standard Edition Software. •The software installation file includes the Intel Quartus Prime Pro/Standard Edition Software and the OpenCL software.
Intel HLS Compiler	 No additional license required. Now available as a separate download. Supported with the Intel Quartus Prime Pro Edition Software.
DSP Builder for Intel® F PGAs	•Additional licenses are required. •DSP Builder for Intel FPGAs (Advanced Blockset only) is supported with the Intel Quartus Prime Pro Edition Software for Intel Agilex, Intel Stratix 10, Intel Arria 10, a nd Intel Cyclone 10 GX devices.
Nios® II Embedded Design Suite	No additional licenses are required. Supported with all editions of the Intel Quartus Prime Software. Includes Nios II software development tools and libraries.
Intel® SoC FPGA Embed ded Development Suite (SoC EDS)	 Requires additional licenses for Arm* Development Studio for Intel® SoC FPGA (Arm* DS for Intel® SoC FPGA). The SoC EDS Standard Edition is supported with the Intel Quartus Prime Lite/Standard Edition Software and the SoC EDS Pro Edition is supported with the Intel Quartus Prime Pro Edition Software.

OpenCL and the OpenCL logo are trademarks of Apple Inc. used by permission by Khronos.

INTEL QUARTUS PRIME DESIGN SOFTWARE FEATURES SUMMARY

Interface Planner	Enables you to quickly create your I/O design using real time legality checks.
-------------------	--

Pin planner	Eases the process of assigning and managing pin assignments for high-density and high-pin-count designs.	
Platform Designer	Accelerates system development by integrating IP functions and subsystems (colle ction of IP functions) using a hierarchical approach and a high-performance interconnect based on a network-on-a-chip architecture.	
Off-the-shelf IP cores	Lets you construct your system-level design using IP cores from Intel and from Intel's third-party IP partners.	
Synthesis	Provides expanded language support for System Verilog and VHDL 2008.	
Scripting support	Supports command-line operation and Tcl scripting.	
Incremental optimization	Offers a faster methodology to converge to design sign-off. The traditional fitter stage is divided into finer stages for more control over the design flow.	
Partial reconfiguration	Creates a physical region on the FPGA that can be reconfigured to execute diffe t functions. Synthesize, place, route, close timing, and generate configuration bit eams for the functions implemented in the region.	
Block-based design flows	Provides flexibility of reusing timing-closed modules or design blocks across project s and teams.	
Intel® HyperflexTM FPG A Architecture	Provides increased core performance and power efficiency for Intel Agilex and Intel Stratix 10 devices.	
Physical synthesis	Uses post placement and routing delay knowledge of a design to improve performa nce.	
Design space explorer (D SE)	Increases performance by automatically iterating through combinations of Intel Quartus Prime Software settings to find optimal results.	
Extensive cross-probing	Provides support for cross-probing between verification tools and design source file s.	
Optimization advisors	Provides design-specific advice to improve performance, resource usage, and power consumption.	
Chip planner	Reduces verification time while maintaining timing closure by enabling small, post-p lacement and routing design changes to be implemented in minutes.	
Timing Analyzer	Provides native Synopsys Design Constraint (SDC) support and allows you to cree, manage, and analyze complex timing constraints and quickly perform advance iming verification.	
Signal Tap logic analyzer	Supports the most channels, fastest clock speeds, largest sample depths, and most advanced triggering capabilities available in an embedded logic analyzer.	
System Console	Enables you to easily debug your FPGA in real time using read and write transactions. It also enables you to quickly create a GUI to help monitor and send data into your FPGA.	
Power Analyzer	Enables you to analyze and optimize both dynamic and static power consumption a ccurately.	
Design Assistant	A design rules checking tool that allows you to get to design closure faster by reducing the number of iterations needed and by enabling faster iterations with targeted guidance provided by the tool at various stages of compilation.	
Fractal synthesis	Enables the Intel Quartus Prime Software to efficiently pack arithmetic operations in FPGA's logic resources resulting in significantly improved performance.	

Offers EDA software support for synthesis, functional and timing simulation, static ti ming analysis, board-level simulation, signal integrity analysis, and formal verificati on. To see a complete list of partners, visit www.intel.com/fpgaedapartners.

Getting Started Steps

- 1. Step 1: Download the free Intel Quartus Prime Lite Edition Software at www.intel.com/quartus
- 2. **Step 2:** Get oriented with the Intel Quartus Prime Software interactive tutorial After installation, open the interactive tutorial on the welcome screen.
- 3. Step 3: Sign up for training at www.intel.com/fpgatraining

© Intel Corporation. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Other names and brands may be claimed as the property of others.

Documents / Resources



intel Quartus Prime Design Software [pdf] User Guide Quartus Prime Design Software, Prime Design Software, Design Software, Software

References

- intel EDA Partners: FPGA EDA Systems | Intel
- intel Intel Field Programmable Gate Arrays (FPGA) Technical Training | Intel
- intel FPGA Design Software Intel® Quartus® Prime

Manuals+,