

intel Interlaken 2nd Gen FPGA IP Release Notes Instructions


Home » Intel » intel Interlaken 2nd Gen FPGA IP Release Notes Instructions

Contents

- 1 intel Interlaken 2nd Gen FPGA IP Release Notes
- 2 Interlaken (2nd Generation) Intel® FPGA IP Release Notes
- 3 Related Information
- 4 Documents / Resources
 - 4.1 References
- **5 Related Posts**



intel Interlaken 2nd Gen FPGA IP Release Notes



Interlaken (2nd Generation) Intel® FPGA IP Release Notes

If a release note is not available for a specific IP core version, the IP core has no changes in that version. For information on IP update releases up to v18.1, refer to the Intel Quartus Prime Design Suite Update Release Notes. Intel® FPGA IP versions match the Intel Quartus® Prime Design Suite software versions until v19.1. Starting in Intel Quartus Prime Design Suite software version 19.2, Intel FPGA IP has a new versioning scheme.

The Intel FPGA IP version (X.Y.Z) number can change with each Intel Quartus Prime software version. A change in:

- X indicates a major revision of the IP. If you update the Intel Quartus Prime software, you must regenerate the IP.
- Y indicates the IP includes new features. Regenerate your IP to include these new features.
- Z indicates the IP includes minor changes. Regenerate your IP to include these changes.

Related Information

- Intel Quartus Prime Design Suite Update Release Notes
- Interlaken (2nd Generation) Intel FPGA IP User Guide
- Errata for Interlaken (2nd Generation) Intel FPGA IP in the Knowledge Base
- Interlaken (2nd Generation) Intel Stratix 10 FPGA IP Design Example User Guide
- Interlaken (2nd Generation) Intel Agilex FPGA IP Design Example User Guide
- Introduction to Intel FPGA IP Cores

Interlaken (2nd Generation) Intel FPGA IP v20.0.0

Table 1. v20.0.0 2020.10.05

Intel Quartus Pri me Version	Description	Impact
	Added support for 25.78125 Gbps data rate.	_
20.3	Modified the data rates support from 25.3 Gbps to 25.28 Gb ps and 25.8 Gbps to 25.78125 Gbps.	_

Intel Corporation. All rights reserved. Intel, the Intel logo, and other Intel marks are trademarks of Intel Corporation or its subsidiaries. Intel warrants performance of its FPGA and semiconductor products to current specifications in accordance with Intel's standard warranty, but reserves the right to make changes to any products and services at any time without notice. Intel assumes no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Intel. Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

Other names and brands may be claimed as the property of others.

Interlaken (2nd Generation) Intel FPGA IP v19.3.0

Table 2. v19.3.0 2020.06.22

Intel Quartus Pri me Version	Description	Impact
	The IP now supports Interlaken Look-aside feature.	_
	Added new Enable Interlaken Look-aside mode paramet er in the IP parameter editor.	You can configure the IP in I nterlaken Look-aside mode.
	Transfer mode selection parameter is removed from the current version of the Intel Quartus Prime software.	_
	Added 12.5 Gbps data rate support for number of lanes 10 in H- tile and E-tile (NRZ mode) IP core variations.	_

R	emoved the following signals from the IP:	
	rx_pma_data	
•	tx_pma_data	
•	itx_hungry	_
•	itx_hungry	
A	dded following new signals:	
•	sop_cntr_inc1	
	eop_cntr_inc1	
	rx_xcoder_uncor_feccw	
	itx_ch0_xon	
	irx_ch0_xon	
	itx_ch1_xon	
	irx_ch1_xon	
•	itx_valid	
	irx_valid	
•	itx_idle	
•	irx_idle	_
	itx_ctrl	
	itx_credit	
	irx_credit	
1		1

19.3.0

Removed following two offsets from register map: • 16'h40- TX_READY_XCVR • 16'h41- RX_READY_XCVR	_
Hardware testing of the design example is now available for Intel Agilex [™] devices.	You can test the design exa mple on Intel Agilex F- serie s Transceiver-SoC Development Kit.
You can change the data rate and transceiver reference clo ck frequency to slightly different values for your Interlaken (2nd Generation) IP instance that targets Intel Stratix® 10 H-tile or E- tile device. Refer to this KDB for information on how to change the data rate.	You can customize the data rates depending on the tiles.

Interlaken (2nd Generation) Intel FPGA IP v19.2.1

Table 3. v19.2.1 2019.09.27

Intel Quartus Pri me Version	Description	Impact
	Public release for Intel Agilex devices with E-tile transceiver s.	
19.3	Renamed the Interlaken (2nd Generation) Intel Stratix 10 F PGA IP to Interlaken (2nd Generation) Intel FPGA IP	_

Interlaken (2nd Generation) Intel Stratix 10 FPGA IP v18.1 Update 1

Table 4. Version 18.1 Update 1 2019.03.15

Description	Impact
Added multi-segment mode support.	

Added Number of Segments parameter.	_
Added support for lane and data rate combinations as follows:	
— For Intel Stratix 10 L-tile devices:	
• 4 lanes with 12.5/25.3/25.8 Gbps lane rates	
8 lanes with 12.5 Gbps lane rates	
— For Intel Stratix 10 H-tile devices:	
• 4 lanes with 12.5/25.3/25.8 Gbps lane rates	
• 8 lanes with 12.5/25.3/25.8 Gbps lane rates	
• 10 lanes with 25.3/25.8 Gbps lane rates	
— For Intel Stratix 10 E-tile (NRZ) devices:	
• 4 lanes with 6.25/12.5/25.3/25.8 Gbps lane rates	_
• 8 lanes with 12.5/25.3/25.8 Gbps lane rates	
• 10 lanes with 25.3/25.8 Gbps lane rates	
• 12 lanes with 10.3125 Gbps lane rate	

Added the following new transmit user interface signals:	
— itx_eob1	
— itx_eopbits1	_
— itx_chan1	
Added the following new receiver user interface signals:	
— irx_eob1	
— irx_eopbits1	
— irx_chan1	
— irx_err1	
— irx_err	

Interlaken (2nd Generation) Intel Stratix 10 FPGA IP v18.1

Table 5. Version 18.1 2018.09.10

Description	Impact	Notes
Renamed the document tile as Inte rlaken (2nd Generation) Intel Strati x 10 FPGA IP User Guide	_	_
Added VHDL simulation model and testbench support for Interlaken (2n d Generation) IP core.	_	_
Added the following new registers t o the IP core:		
TX_READY_XCVR		
RX_READY_XCVRILKN_FEC_XCODER_TX_ILLE GAL_ STATE	_	These registers are only available in Intel Stratix 10 E-Tile device variations.
ILKN_FEC_XCODER_RX_ILLE GAL_ STATE		

Interlaken (2nd Generation) Intel FPGA IP v18.0.1

Table 6. Version 18.0.1 July 2018

Description	Impact	Notes
Added support for Intel Stratix 10 d evices with E-Tile transceivers.	_	_
Added 53.125 Gbps data rate supp ort for Intel Stratix 10 E-Tile devices in PAM4 mode.	_	_
Added clock signal mac_clkin for In tel Stratix 10 E-Tile devices in PAM 4 mode	_	_

Interlaken (2nd Generation) Intel FPGA IP v18.0

Table 7. Version 18.0 May 2018

Description	Impact	Notes
Renamed the Interlaken IP core (2n d Generation) to Interlaken (2nd Generation) Intel FPGA IP as per Intel rebranding.	_	_
Added 25.8 Gbps data rate support for number of lanes 6 and 12.	_	_
Added support for Cadence Xceliu m* Parallel simulator.	_	_

Interlaken IP Core (2nd Generation) v17.1

Table 8. Version 17.1 November 2017

Description	Impact	Notes
Initial release in the Intel FPGA IP Library.	_	_

Related Information

Interlaken IP Core (2nd Generation) User Guide

Interlaken (2nd Generation) Intel FPGA IP User Guide Archives

Quartus Version	IP Core Version	User Guide
20.2	19.3.0	Interlaken (2nd Generation) FPGA IP Use r Guide
19.3	19.2.1	Interlaken (2nd Generation) FPGA IP Use r Guide
19.2	19.2	Interlaken (2nd Generation) FPGA IP Use r Guide
18.1.1	18.1.1	Interlaken (2nd Generation) Intel Stratix 1 0 FPGA IP User Guide
18.1	18.1	Interlaken (2nd Generation) Intel Stratix 1 0 FPGA IP User Guide
18.0.1	18.0.1	Interlaken (2nd Generation) FPGA IP Use r Guide
18.0	18.0	Interlaken (2nd Generation) Intel FPGA IP User Guide
17.1	17.1	Interlaken IP Core (2nd Generation) User Guide

IP versions are the same as the Intel Quartus Prime Design Suite software versions up to v19.1. From Intel Quartus Prime Design Suite software version 19.2 or later, IP cores have a new IP versioning scheme. If an IP core version is not listed, the user guide for the previous IP core version applies.

Documents / Resources

intel.

Interlaine (Ind Gunnaries) Intel[®]
PPGA 19 Release Netse

<u>intel Interlaken 2nd Gen FPGA IP Release Notes</u> [pdf] Instructions Interlaken 2nd Gen FPGA IP Release Notes, Interlaken 2nd Gen, FPGA IP Release Notes

References

- intel 1. Introduction
- intel 1. Intel® Quartus® Prime Design Suite Version 18.1 Update Release...
- intel 1. Interlaken (2nd Generation) Intel® FPGA IP FPGA IP Release Notes
- intel 1. Quick Start Guide
- intel 1. Quick Start Guide
- intel 1. Introduction to Intel® FPGA IP Cores
- intel How do I change the data rate and transceiver reference clock...
- intel ISO 9001:2015 Registrations
- intel FPGA Knowledge Base Articles Search

Manuals+,