


Contents [[hide](#)]

- [1 Intel E-Series 5 GTS Transceiver](#)
- [2 Product Information](#)
- [3 Introduction](#)
- [4 Overview](#)
- [5 Understanding and Planning Dual Simplex Interfaces](#)
- [6 Implementing Dual Simplex Interfaces](#)
- [7 FAQ](#)
- [8 Documents / Resources](#)
 - [8.1 References](#)



Intel E-Series 5 GTS Transceiver



Specifications

- Product Name: GTS Transceiver Dual Simplex Interfaces
- Model Number: 825853
- Release Date: 2025.01.24

Product Information

The GTS transceivers in Agilex 5 FPGAs support various simplex protocol implementations. In simplex mode, the GTS channel is unidirectional, leaving an unused transmitter or receiver. By using the dual simplex mode, you can utilize the unused channel to implement another independent simplex protocol.

Introduction

This user guide describes the method to implement the dual simplex (DS) mode in Agilex™ 5 GTS transceivers.

The dual simplex mode refers to the operating mode of the GTS transceiver channel where you can place an independent transmitter and an independent receiver in the same transceiver channel, thereby maximizing the transceiver resource utilization in Agilex 5 FPGAs. The user guide describes:

- Supported simplex protocol IPs in dual simplex mode
- How to plan for dual simplex interfaces prior to starting your design
- How to implement the dual simplex design flow

You can implement the dual simplex mode in Quartus® Prime Pro Edition software version 24.2 onwards.

Related Information

- GTS Transceiver PHY User Guide
- GTS SDI II Intel FPGA IP User Guide
- GTS SDI II Intel FPGA IP Design Example User Guide
- GTS HDMI Intel FPGA IP User Guide

- GTS HDMI Intel FPGA IP Design Example User Guide
- GTS DisplayPort PHY Altera FPGA IP User Guide
- GTS JESD204C Intel FPGA IP User Guide
- GTS JESD204C Intel FPGA IP Design Example User Guide
- GTS JESD204B Intel FPGA IP User Guide
- GTS JESD204B Intel FPGA IP Design Example User Guide
- GTS Serial Lite IV Intel FPGA IP User Guide
- GTS Serial Lite IV Intel FPGA IP Design Example User Guide
- Quartus Prime Pro Edition User Guide: Design Compilation


© Altera Corporation. Altera, the Altera logo, the 'a' logo, and other Altera marks are trademarks of Altera Corporation. Altera and Intel warrant performance of its FPGA and semiconductor products to current specifications in accordance with Altera's or Intel's standard warranty as applicable, but reserves the right to make changes to any products and services at any time without notice. Altera and Intel assume no responsibility or liability arising out of the application or use of any information, product, or service described herein except as expressly agreed to in writing by Altera or Intel. Altera and Intel customers are advised to obtain the latest version of device specifications before relying on any published information and before placing orders for products or services.

Other names and brands may be claimed as the property of others.

Overview

The GTS transceivers in Agilex 5 FPGAs support various simplex protocol implementations. In simplex mode, the GTS channel is unidirectional and that leaves an unused transmitter or receiver. Using the dual simplex mode, you can utilize the unused transmitter or receiver channel to implement another independent simplex protocol as shown in the following figure.

Figure 1. Channel Utilization in Simplex and Dual Simplex Modes



The dual simplex (DS) mode supports the following combination of simplex protocol IPs(1).


Table 1. Supported Protocol IP Combinations for Dual Simplex Mode

Receiver IP	Transmitter IP					
	SDI	HDMI	DisplayPort	SerialLite IV	JESD204C	JESD204B
SDI	Yes	Yes	Yes	No	No	No
HDMI	Yes	Yes	Yes	No	No	No
DisplayPort	Yes	Yes	Yes	No	No	No
SerialLite IV	No	No	No	Yes	Yes(2)	Yes(2)
JESD204C	No	No	No	Yes(2)	Yes	Yes(2)
JESD204B	No	No	No	Yes(2)	Yes(2)	Yes

DS mode can be implemented in the Quartus Prime Pro Edition software by generating a DS IP based on the simplex protocol IPs, and using the DS IP for RTL design as highlighted in the following figure. The generated DS IP comprises of the individual simplex IPs that you want to pair in DS mode and use in your design.

1. DS mode is only supported for the specified simplex protocols, and not for custom TX/RX modes with the GTS PMA/FEC Direct PHY Intel FPGA IP (except when the PMA configuration rules parameter is set to SDI or HDMI).
2. This combination in DS mode is not supported in the current release of the Quartus Prime Pro Edition software.

Figure 2. Dual Simplex Mode Implementation High-Level Steps



1. Any modification or version update to the simplex protocol IPs that you use in the DS flow requires the DS IP to be regenerated.
2. If you do not require DS mode, this step is not applicable.
3. If you do not require DS mode, connect the simplex IP directly in your design.
4. You can simulate the DS IP after Analysis and Elaboration.

Understanding and Planning Dual Simplex Interfaces

Before starting with your DS mode implementation, determine and plan the simplex IPs (transmitter and receiver) that you want to place in the same transceiver channel. If the simplex IPs in your design do not need to be placed in the same transceiver channel, the DS mode flow described in this document is not applicable and you can proceed to integrate the simplex IPs directly into your RTL design.

There are two groups of protocol IPs that can support DS mode:

- SDI, HDMI and DisplayPort
- SerialLite IV, JESD204C and JESD204B
 - Upon determining the supported protocol IPs for DS mode, plan how your simplex IPs are paired (transmitter and receiver in the same channel) across the utilized


channels. At this point, the planning is based on logical channel placement to establish the DS Group which you can use later for DS IP generation. You can perform the physical pin placement assignment after the IP generation stage.

- The following examples illustrate how to plan for the simplex IPs pairing in DS mode to establish a DS Group. A DS Group is defined as a set of simplex IPs that has at least one channel in DS mode.

Example 1: One SDI Transmitter Paired With One SDI Receiver

In this example, one SDI transmitter is paired with one SDI receiver to form a DS group as shown in the following figure.


Figure 3. Example 1: Pairing to Establish a DS Group



Example 2: One HDMI Transmitter Paired With One HDMI Receiver

In this example, one HDMI transmitter is paired with one HDMI receiver to form a DS group as shown in the following figure. You can place the HDMI receiver in channels 0-2 or channels 1-3.


Figure 4. Example 2: Pairing to Establish a DS Group



Example 3: One HDMI Transmitter Paired With Two SDI Receivers and a SDI Transmitter

In this example, one HDMI transmitter is paired with two SDI receivers to form a DS group along with one unpaired SDI transmitter as shown in the following figure. You can logically place the two SDI receivers in different locations provided that they pair with the HDMI transmitter channels. Since the SDI transmitter is not paired with another simplex IP, it is not a part of the DS group (you cannot include it in the DS group) and does not require the DS flow.

Figure 5. Example 3: Pairing to Establish a DS Group



When planning your simplex IP pairing for DS mode, you must consider the following:

- **TX bonding placement**—though pairing is based on logical placement, the multi-channel transmitter IPs require bonding, and must meet the physical channel placement requirements as described in Channel Placement for PMA Direct Configuration for Bonded Lane Aggregation figure of the GTS Transceiver PHY User Guide.
- **Same System PLL for TX and RX**—simplex IPs that are paired in DS mode that use system PLL clocking mode must utilize the same System PLL for that channel. Simplex IPs that use PMA clocking mode can only be paired with another simplex IP with PMA clocking mode. Pairing PMA clocking mode and system PLL mode within a channel is not supported.
- **FEC usage for TX and RX**—simplex IPs that are paired in DS mode for a channel must have the same FEC setting (either enabled or not used). For example, if you have a GTS SerialLite IV IP TX with FEC enabled, you can only pair it with another GTS SerialLite IV IP RX with FEC enabled.

- **Avalon® memory-mapped interface access**—the transmitter and receiver share one Avalon memory-mapped interface to access each channel. When simplex IPs are paired in DS mode, the generated DS IP includes an Avalon memory-mapped interface arbiter that retains the individual transmitter IP Avalon memory-mapped interface and receiver IP Avalon memory-mapped interface interfaces. This is the same as when you are not using the DS mode.

Implementing Dual Simplex Interfaces

This chapter describes a dual simplex implementation based on example 2 in the Understanding and Planning Dual Simplex Interfaces chapter. The DS implementation combines the HDMI protocol simplex TX and simplex RX but with different configuration rates.

Generating the Simplex IP

You must first create and generate each individual simplex IP separately by following the IP specific user guide.

Note:


- For SDI, you must create the simplex IP with the Both Base and PHY parameter selected for the SDI_II wrapper option in the GTS SDI II Intel FPGA IP.
- For HDMI, you must create the simplex IP with the HDMI and Transceiver parameter selected for the HDMI wrapper option in the GTS HDMI Intel FPGA IP.
- For DisplayPort, you must create the simplex IP using the GTS DisplayPort PHY Altera FPGA IP.
- For JESD204C, you must create the simplex IP with the Both Base and PHY or the PHY Only parameter selected for the JESD204C wrapper option in the GTS JESD204C Intel FPGA IP.
- For JESD204B, you must create the simplex IP with the Both Base and PHY or the PHY Only parameter selected for the JESD204B wrapper option in the GTS JESD204B Intel FPGA IP.
- For Serial Lite IV, you must create the simplex IP by selecting Rx or Tx option for the PMA mode parameter. For RS-FEC, you must enable the Enable RS-FEC parameter and also enable the RS-FEC enabled on the other Serial Lite IV Simplex IP placed at

the same channel(s) parameter under the Simplex Merging pane in the IP tab.

To generate the HDMI simplex IP, follow these steps:

1. Create the HDMI simplex TX IP and HDMI simplex RX IP by choosing the HDMI and Transceiver parameter and other relevant parameters for your design using the GTS HDMI Intel FPGA IP.

Figure 6. HDMI Simplex TX and RX IPs



2. Generate the IP files for the HDMI simplex IPs by clicking IP Generation step in the Compilation Dashboard of Quartus Prime Pro Edition software as shown in the following figure.

Figure 7. IP Generation



Once the IP generation completes successfully, the IP Generation step turns green with a check mark next to it as shown in the following figure.

Figure 8. Successful IP Generation



Related Information

- GTS HDMI Intel FPGA IP User Guide
- GTS SDI II Intel FPGA IP User Guide
- GTS DisplayPort PHY Altera FPGA IP User Guide
- GTS JESD204C Intel FPGA IP User Guide
- GTS JESD204C Intel FPGA IP Design Example User Guide

- GTS JESD204B Intel FPGA IP User Guide
- GTS JESD204B Intel FPGA IP Design Example User Guide
- GTS Serial Lite IV Intel FPGA IP User Guide
- GTS Serial Lite IV Intel FPGA IP Design Example User Guide

Using the Dual Simplex Assignment Editor

You can use the DS Assignment Editor tool to arrange and visualize the DS implementation according to the bank and channel arrangements. This section only covers the steps to use the DS Assignments Editor tool specifically for the DS implementation described in this user guide.

Note:


Refer to the HSSI Dual Simplex IP Generation Flow in the Quartus Prime Pro Edition User Guide: Design Compilation for additional details.

To use DS Assignment Editor to assign DS groups and save the dual simplex assignments, follow these steps:

1. Click Assignments > Dual Simplex (DS) Assignment Editor in the Quartus Prime Pro Edition software. The DS Assignment Editor opens listing all the supported dual simplex IP in your design in the IP List and any existing DS assignments under DS Groups. In this example, the windows lists the generated HDMI TX and HDMI RX IPs as shown in the following figure.

Note: The DS Assignment Editor only displays the DS supported simplex IPs.


Figure 9. DS Assignment Editor Before Creating DS Groups



2. In the DS Assignment Editor window, right-click the hdmi_rx instance under IP List,


and click Create Instance In > New DS Group as shown in the following figure. This creates a new DS group called DS_GROUP_0 and adds the hdmi_rx instance to the DS Groups pane.

Figure 10. DS Group Creation for hdmi_rx




3. Next, right-click the hdmi_tx instance under IP List, and click Create Instance In > DS_GROUP_0 as shown in the following figure. This adds the hdmi_tx instance to the DS Groups pane created in the previous step.

Figure 11. Adding hdmi_tx to DS_GROUP_0



4. The visualizer in the right pane of the DS Assignment Editor window displays the DS_GROUP_0 arrangement as shown in the following figure. The lower left pane displays the DS Groups and shows that hdmi_rx is instantiated as hdmi_rx_inst0 and hdmi_tx is instantiated as hdmi_tx_inst0. If needed, you can rename the DS_GROUP_0, hdmi_rx_inst0, and hdmi_tx_inst0 instances by double-clicking the Name cells highlighted in the following figure. In addition, you can change the location of the instance by updating the Relative Offset setting in units of channels. You can also optionally enable the Loopback Mode to an available loopback mode for debug.


Figure 12. DS Assignment Editor with a DS Group



- If your design requires a shared input clock between the RX simplex and TX simplex modes, you can enable the Shared Clock feature by selecting each instantiated IP in the DS_GROUP_0 pane and clicking the Shared Clock checkbox as shown in the following figure. You can then choose the clock port from the IP Port drop down menu and provide a new port name in the Merged Port box.


Note: Only certain clock ports are available for merging which is dependent on the protocol IP. You must check and confirm whether you can merge the clock ports before you proceed to do this step.

Figure 13. Shared Clock Setting in the DS Assignment Editor



- To save the DS assignments, click Save Assignments and then click OK in the popup window.

Figure 14. Save Assignments in DS Assignment Editor



When you save the DS assignments, they are added automatically to the project .qsf file as shown in following figure.

Figure 15. DS Assignments in the Project QSF File

```
set_instance_assignment -name DS_GROUP_IP_INSTANCE hdmi_rx -to hdmi_rx_inst0 -entity DS_GROUP_0
set_instance_assignment -name DS_GROUP_IP_INSTANCE hdmi_tx -to hdmi_tx_inst0 -entity DS_GROUP_0
set_instance_assignment -name DS_GROUP_RELATIVE_LOCATION_OF_IP_INSTANCE 0 -to hdmi_rx_inst0 -entity DS_GROUP_0
set_instance_assignment -name DS_GROUP_RELATIVE_LOCATION_OF_IP_INSTANCE 0 -to hdmi_tx_inst0 -entity DS_GROUP_0
set_instance_assignment -name DS_LOOPBACK_MODE NO_LOOPBACK -to DS_GROUP_0 -entity DS_GROUP_0
```

Generating the Dual Simplex IP

This section describes the steps to generate the previously created dual simplex group (DS_GROUP_0) in the DS Assignment Editor.

To generate the dual simplex IP and check the reports, follow these steps:

1. Click HSSI Dual Simplex IP Generation in the Compilation Dashboard of the Quartus Prime Pro Edition software as shown in the following figure. The software first runs the IP Generation step and then runs the HSSI Dual Simplex IP Generation step.

Figure 16. HSSI Dual Simplex IP Generation



2. Click Open Compilation Report icon next to the HSSI Dual Simplex IP Generation step to access the DS IP reports that the Quartus Prime Pro Edition software as shown in the following figure. Successful generation of the DS IP is indicated by a check mark.

Figure 17. Successful DS IP Generation



3. Review the User Assignment Report (DS Assignment Editor Report) and Dual Simplex IP Report reports that the Quartus Prime Pro Edition software generates as shown in the following figures.

Figure 18. User Assignment Report

Compilation Dashboard | Compilation Report - top

Table of Contents: Flow Summary, Flow Settings, Flow Non-Default Global Sett, Flow Elapsed Time, Flow OS Summary, Flow Log, Logic Generation Tool (Settings, Simplex IP Report, **User Assignment Report**, Dual Simplex IP Report, Messages, Flow Messages, Flow Suppressed Messages)

Logic Generation Tool User Assignment Report

Show: Visible | Hide | <<Filter>> (use |<string> to invert filter)

	DS Group	Assigned Simplex IP	User IP Instances	Relative Location	Loopback
1	DS_GROUP_0	hdmi_rx	hdmi_rx_inst0	1	NO_LOOPBACK
2		hdmi_tx	hdmi_tx_inst0	0	

Figure 19. Dual Simplex IP Report

Compilation Dashboard | Compilation Report - top

Table of Contents: Flow Summary, Flow Settings, Flow Non-Default Global Sett, Flow Elapsed Time, Flow OS Summary, Flow Log, Logic Generation Tool (Settings, Simplex IP Report, User Assignment Report, **Dual Simplex IP Report**, Messages, Flow Messages, Flow Suppressed Messages)

Logic Generation Tool Dual Simplex IP Report

Show: Visible | Hide | <<Filter>> (use |<string> to invert filter)

	Dual Simplex IP	IP Channel	IP Direction	IP Type	FEC Used	IP File
1	DS_GROUP_0	4	dual_simplex	other	false	DS_GROUP_0/DS_GROUP_0.qip

Connecting the Dual Simplex IP


- This section describes the steps to connect the previously generated dual simplex IP to your design.
- The design requires the GTS Reset Sequencer Intel FPGA IP and GTS System PLL Clocks Intel FPGA IP to function correctly, therefore both IPs must be instantiated and connected to the DS IP.

To connect the dual simplex IP, follow these steps:

1. The Quartus Prime Pro Edition software displays the DS IP and the simplex IPs in the


Project Navigator pane as shown in the following figure.

Figure 20. Dual Simplex IP in the Project Navigator



To view the top-level module of the DS IP, expand the DS_GROUP_0.qip file and click the DS_GROUP_0.sv SystemVerilog file as shown in the following figure.

Figure 21. Dual Simplex IP Top-Level Module



The Quartus Prime Pro Edition software generates The DS IP port interface in the DS_GROUP_0.sv SystemVerilog file. The generated DS_GROUP_0.sv file retains all the ports as the simplex IPs and also merges the ports associated with the reset sequencer and system PLL (if used) as shown in the following figures.

Figure 22. DS_GROUP_0.sv RX Port Interface






Figure 23. DS_GROUP_0.sv TX Port Interface



Line	Direction	Width	Signal Name
57	input	[19:0]	hdmi_tx_inst0_auto_audio_CTS,
58	input	[19:0]	hdmi_tx_inst0_auto_audio_N,
59	input		hdmi_tx_inst0_auto_audio_clk,
60	input	[255:0]	hdmi_tx_inst0_auto_audio_data,
61	input		hdmi_tx_inst0_auto_audio_de,
62	input	[4:0]	hdmi_tx_inst0_auto_audio_format,
63	input	[48:0]	hdmi_tx_inst0_auto_audio_info_ai,
64	input	[165:0]	hdmi_tx_inst0_auto_audio_metadata,
65	input		hdmi_tx_inst0_auto_audio_mute,
66	input	[71:0]	hdmi_tx_inst0_auto_aux_data,
67	input		hdmi_tx_inst0_auto_aux_eop,
68	output		hdmi_tx_inst0_auto_aux_ready,


Figure 24. DS_GROUP_0.sv Reset Sequencer and System PLL Ports Interface



Line	Direction	Signal Name
105	input	i_pma_cu_clk,
106	input	i_rs_grant_ch0,
107	input	i_rs_grant_ch1,
108	input	i_rs_grant_ch2,
109	input	i_rs_grant_ch3,
110	output	o_rs_request_ch0,
111	output	o_rs_request_ch1,
112	output	o_rs_request_ch2,
113	output	o_rs_request_ch3,
114	input	systempll_clk,
115	input	systempll_lock

2. Next, instantiate the DS IP module in your top-level design file and make the necessary connections as per your design needs as shown in the following figure.

Figure 25. DS_GROUP_0.sv Instantiation



```
279
280 DS_GROUP_0 u_DS_GROUP_0(
281     /*output*/ .hdmi_rx_inst0_auto_audio_CTS
282     /*output*/ .hdmi_rx_inst0_auto_audio_N
283     /*output*/ .hdmi_rx_inst0_auto_audio_data
284     /*output*/ .hdmi_rx_inst0_auto_audio_de
285     /*output*/ .hdmi_rx_inst0_auto_audio_format
286     /*output*/ .hdmi_rx_inst0_auto_audio_info_ai
287     /*output*/ .hdmi_rx_inst0_auto_audio_metadata
288     /*output*/ .hdmi_rx_inst0_auto_aux_data
```

Verifying the Dual Simplex IP Implementation

This section describes the steps to synthesize and verify the previously connected dual simplex IP in your design.

To synthesize and verify the dual simplex IP, follow these steps:

1. Synthesize the design by running the Analysis & Synthesis step in the Quartus Prime

Pro Edition software Compilation Dashboard. The following figure shows the dashboard after a successful Analysis & Synthesis compile.

Figure 26. Successful Analysis & Synthesis Compile



- You can verify the DS IP in simulation upon successful completion of the Analysis & Synthesis. The following figure shows an example of the DS IP passing simulation with the HDMI testbench.

Note: You can simulate the DS IP after the Analysis & Elaboration stage completes.

Figure 27. DS IP Simulation Results

```
TX ready asserted
RX ready asserted
TMDS Mode: RX Data Alignment Locked
Frame Count = 2
Start Checking video timing measurement
Simulation pass
Expected H_FRONT:      176, TX_H_FRONT:    176, RX_H_FRONT:    176
Expected H_SYNC :      88, TX_H_SYNC :     88, RX_H_SYNC :     88
Expected H_ACT :       90, TX_H_ACT :      90, RX_H_ACT :      90
Expected H_BACK :      296, TX_H_BACK :    296, RX_H_BACK :    296
```


- Perform a pin placement for the design. In the Quartus Prime Pro Edition software, click Assignments > Pin Planner to open the pin planner tool. Set the RX and TX pins to the same bank to combine the simplex TX and simplex RX pins to the same physical channel (for example Bank 4C) as shown in the following figure.

Figure 28. Pin Placement for the DS IP Design

Node Name	Direction	Location	I/O Bank
fmc_rx_p[0]	Unknown	PIN_AV1	4C
fmc_rx_n[0]	Unknown	PIN_AV3	4C
fmc_rx_p[1]	Unknown	PIN_AT1	4C
fmc_rx_n[1]	Unknown	PIN_AT3	4C
fmc_rx_p[2]	Unknown	PIN_AP1	4C
fmc_rx_n[2]	Unknown	PIN_AP3	4C
fmc_tx_p[0]	Unknown	PIN_AU7	4C
fmc_tx_n[0]	Unknown	PIN_AU10	4C
fmc_tx_p[1]	Unknown	PIN_AR7	4C
fmc_tx_n[1]	Unknown	PIN_AR10	4C
fmc_tx_p[2]	Unknown	PIN_AN7	4C
fmc_tx_n[2]	Unknown	PIN_AN10	4C
fmc_tx_p[3]	Unknown	PIN_AL7	4C
fmc_tx_n[3]	Unknown	PIN_AL10	4C


- Run a full compilation of the DS design implementation as shown in the following figure.

Figure 29. Compile of the DS IP Design



5. Once the compile completes successfully, you can check the pin placement of the design by clicking the Fitter > Plan > Open Compilation Report step in the Quartus Prime Pro Edition software Compilation Dashboard as shown in the following figure.

Figure 30. Successful Compilation of the DS IP Design



You can then verify that the Quartus Prime Pro Edition software placed the simplex TX and simplex RX pins according to the Pin Planner settings and the pins are successfully combined by checking the reports as shown in the following figures.

Figure 31. Input Pins Placement Report for DS IP Design

	Name	Pin #	I/O Bank	X coordinate	Y coordinate
1	fmc_rx_p[2]	AP1	4C	185	101
2	fmc_rx_p[1]	AT1	4C	185	101
3	fmc_rx_p[0]	AV1	4C	185	101
4	fmc_rx_n[2]	AP3	4C	185	101
5	fmc_rx_n[1]	AT3	4C	185	101
6	fmc_rx_n[0]	AV3	4C	185	101
7	fmc_rx_p[3]	BU71	2A_T	62	0
8	fmc_rx_n[3]	BH62	2A_T	62	0

Figure 32. Output Pins Placement Report for DS IP Design

	Name	Pin #	I/O Bank	X coordinate
1	fmc_tx_n[0]	AU10	4C	185
2	fmc_tx_n[1]	AR10	4C	185
3	fmc_tx_n[2]	AN10	4C	185
4	fmc_tx_n[3]	AL10	4C	185
5	fmc_tx_p[0]	AU7	4C	185
6	fmc_tx_p[1]	AR7	4C	185
7	fmc_tx_p[2]	AN7	4C	185
8	fmc_tx_p[3]	AL7	4C	185

Document Revision History for the GTS Transceiver Dual Simplex Interfaces User Guide

Document Ver sion	Quartus Prime V ersion	Changes
----------------------	------------------------------	---------


2025.01.24	24.3.1	<p>Made the following changes:</p> <ul style="list-style-type: none"> • Added links to the Serial Lite IV and JESD204B user guides in the Introduction chapter. • Updated the Supported Protocol IP Combinations for Dual Simplex Mode table in the Overview chapter with JESD204C support information. • Updated the Understanding and Planning Dual Simplex Interfaces section with information about the FEC setting in DS mode. • Updated the note in Generating the Simplex IP section with GTS JESD204B Intel FPGA IP and GTS Serial Lite IV Intel FPGA IP settings requirements for simplex mode. • Updated the Using the Dual Simplex Assignment Editor section with additional step for using a shared clock between the RX simplex and TX simplex modes. • Updated the DS_GROUP_0.sv Reset Sequencer and System PLL Ports Interface figure in the Connecting the Dual Simplex IP section.
2024.10.07	24.3	<p>Made the following changes:</p> <ul style="list-style-type: none"> • Added links to the JESD204C user guides in the Introduction chapter. • Updated the Supported Protocol IP Combinations for Dual Simplex Mode table in the Overview chapter with JESD204C support information. • Updated the note in Generating the Simplex IP section with GTS JESD204C Intel FPGA IP settings requirements for simplex mode.
2024.08.19	24.2	Initial release.

FAQ

Q: Can I use custom TX/RX modes with the GTS PMA/FEC Direct PHY Intel FPGA IP in DS mode?

A: DS mode is only supported for specified simplex protocols and not for custom TX/RX modes with the GTS PMA/FEC Direct PHY Intel FPGA IP, except when the PMA configuration rules parameter is set to SDI or HDMI.

Documents / Resources

	Intel E-Series 5 GTS Transceiver [pdf] User Guide E-Series, D-Series, E-Series 5 GTS Transceiver, E-Series, 5 GTS Transceiver, GTS Transceiver, Transceiver
---	--

References

- [User Manual](#)

5 GTS Transceiver, D Series, e-series, E-Series 5 GTS Transceiver, GTS Transceiver, Intel, Transceiver

Leave a comment

Your email address will not be published. Required fields are marked *

Comment *

Name

Email

Website

☐ Save my name, email, and website in this browser for the next time I comment.

Post Comment

Search:

e.g. whirlpool wrf535swhz

Search

[Manuals+](#) | [Upload](#) | [Deep Search](#) | [Privacy Policy](#) | [@manuals.plus](#) | [YouTube](#)

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.