

Decoder IP





GOWIN MJPEG Decoder IP User Guide

Home » GOWIN » GOWIN MJPEG Decoder IP User Guide Table

Contents


- 1 GOWIN MJPEG Decoder IP
- **2 Product Information**
- **3 Product Usage Instructions**
- 4 FAQ
- **5 About This Guide**
- 6 Terminology and

Abbreviations

- 7 Overview
- **8 Features and Performance**
- **9 Functional Description**
- **10 Port Description**
- **11 Timing Description**
- **12 Interface Configuration**
- 13 Reference Design
- 14 Documents / Resources
 - 14.1 References
- **15 Related Posts**



GOWIN MJPEG Decoder IP



Product Information

Specifications

• Product Name: Gowin MJPEG Decoder IP

• Trademark: Registered trademark of Guangdong Gowin Semiconductor Corporation

• Date of Publication: 09/26/2024

Features:

- Supported image height of 64-1080 pixels
- Supported image width of 64-1920 pixels
- Supported dynamic 444, 420, 422 subsampling
- Supported dynamic De-Huffman Table, with up to 2 DC and 2 AC tables

Product Usage Instructions

About This Guide

The Gowin MJPEG Decoder IP User Guide is designed to assist users in understanding the features and usage of the Gowin MJPEG Decoder IP. It provides descriptions of functions, GUI, and reference design to facilitate quick learning.

Overview

The Gowin MJPEG Decoder IP includes logic resources, design files, and application software. Users can refer to the provided tables for detailed information on the resources and software associated with the product.

Features and Performance

The Gowin MJPEG Decoder IP can dynamically determine input image information through JPEG header data. It supports various image heights and widths, subsampling options, and De-Huffman Tables to enhance image processing capabilities.

FAQ

- Q: What should I do if I encounter technical issues while using the Gowin MJPEG Decoder IP?
 - **A:** If you encounter technical issues, please contact Gowin Semiconductor for comprehensive technical support. You can reach out via their website or email provided in the user manual.
- Q: Can I reproduce or distribute the content of the user manual?
 - **A:** No, reproduction or transmission of any part of the document is prohibited without prior written consent from GOWINSEMI.

Copyright © 2024 Guangdong Gowin Semiconductor Corporation. All Rights Reserved.

Patent and Trademark of Guangdong Gowin Semiconductor Corporation and is registered in China, the U.S. Patent and Trademark Office, and other countries. All other words and logos identified as trademarks or service marks are the property of their respective holders. No part of this document may be reproduced or transmitted in any form or by any means, electronic, mechanical, photocopying, recording or otherwise, without the prior written consent of GOWINSEMI. Disclaimer GOWINSEMI assumes no liability and provides no warranty (either expressed or implied) and is not responsible for any damage incurred to your hardware, software, data, or property resulting from usage of the materials or intellectual property except as outlined in the GOWINSEMI Terms and Conditions of Sale. GOWINSEMI may make changes to this document at any time without prior notice. Anyone relying on this documentation should contact GOWINSEMI for the current documentation and errata.

Revision History

Date	Version	Description
09/26/2024	1.0E	Initial version published.

About This Guide

Purpose

The purpose of Gowin MJPEG Decoder IP User Guide is to help you learn the features and usage of Gowin MJPEG Decoder IP by providing the descriptions of functions, GUI, and reference design, etc. It helps users quickly learn the features and usage of Gowin MJPEG Decoder IP.

Related Documents

The latest user guides are available on the GOWINSEMI website. You can find the related documents at www.gowinsemi.com:

- DS961, GW2ANR series of FPGA Products Data Sheet
- DS102, GW2A series of FPGA Products Data Sheet
- DS226, GW2AR series of FPGA Products Data Sheet
- DS976, GW2AN-55 Data Sheet
- DS1228, Arora V FPGA Products Overview

- DS981, Arora V 138K & 75K FPGA Products Data Sheet
- DS1225, Arora V 60K FPGA Products Data Sheet
- DS1103, Arora V 25K FPGA Products Data Sheet
- SUG100, Gowin Software User Guide

Terminology and Abbreviations

The terminology and abbreviations used in this manual are as shown in Table 1-1.

Table 1-1 Terminology and Abbreviations

Terminology and Abbreviations	Meaning
ALU	Arithmetic Logical Unit
BSRAM	Block Static Random Access Memory
CSC	Color Space Conversion
IDCT	Inverse Discrete Cosine Transform
LUT	Look-up Table
MJPEG	Motion Joint Photographic Experts Group
SSRAM	Shadow Static Random Access Memory

Support and Feedback

Gowin Semiconductor provides customers with comprehensive technical support. If you have any questions, comments, or suggestions, please feel free to contact us directly using the information provided below.

Website: www.gowinsemi.com
E-mail: support@gowinsemi.com

Overview

Gowin MJPEG Decoder IP is a dynamic image frame-by-frame decoder that can decompress image data compressed according to the Baseline JPEG standard and convert it into RGB format. By decompressing multiple frames of JPEG-standard images, it enables dynamic video output. Due to the varying characteristics of the images and the compression ratios used, the input and output rates are not fixed. Gowin MJPEG Decoder IP is designed to perform frame-by-frame decoding of images compressed using the Baseline JPEG standard while utilizing minimal logic resources.

Table 2-1 Gowin MJPEG Decoder IP Overview

Gowin MJPEG Decoder IP				
Logic Resource	Please refer to Table 3-1			
Delivered Doc.				
Design Files	Verilog			
Reference Design	Verilog			
TestBench	Verilog			
Test and Design Flow				
Synthesis Software	GowinSynthesis			
Application Software	Gowin Software			

Note!

For the devices supported, you can click here to get the information

Features and Performance

Features

- The input image information can be determined dynamically through the JPEG header data, including:
 - Supported image height of 64-1080 pixels
 - Supported image width of 64-1920 pixels
 - Supported dynamic 444, 420, 422 subsampling
 - Supported dynamic De-Huffman Table, with up to 2 DC and 2 AC tables
 - Supported dynamic De Quantization Table
- Supported predefined size (static)
- The input compressed data bit width is 32 bits
- The output image data bit width per channel is 8 bits, i.e., 24 bits for RGB
- The output rate can reach up to 1080P at 30 FPS

Max. Frequency

The max. frequency of Gowin MJPEG Decoder IP is mainly determined by speed grade of the selected devices. When using the GW5A-25 series of devices, a maximum decoding speed of 65 MHz can be achieved.

Latency

The latency of Gowin MJPEG Decoder IP is determined by the configuration parameters.

Resource Utilization

Gowin MJPEG Decoder IP can be implemented by Verilog. Its performance and resource utilization may vary when the design is employed in different devices, or at different densities, speeds, or grades.

Take GW5A-25 FPGA as an example. See Table 3-1 for the resource utilization. For the applications on the other GOWINSEMI devices, please refer to the later release.

Table 3-1 Gowin MJPEG Decoder IP Resource Utilization

Device	Speed Grade	Resource Name	Resource Utilization
		BSRAM	18
		SSRAM	0
		Registers	15306
GW5A-25 C8/I7		LUTs	7363
	C8/I7	ALUs	6207
		I/O Buf	-


Functional Description

Gowin MJPEG Decoder IP Structure and Function

Gowin MJPEG Decoder IP can perform continuous decompression of JPEG-standard images. It processes the received compressed image data through various modules, including De-Huffman, De-quantize, De-Zigzag, Inverse Discrete Cosine Transform (IDCT), and color space conversion (YCbCr to RGB), before outputting the image. The system block diagram is as shown in Figure 4-1.

Figure 4-1 Gowin MJPEG Decoder IP Configuration Interface

Figure 4-1 Gowin MJPEG Decoder IP Configuration Interface



Block Diagram Description

Huffman Decode

Huffman decode refers to the process of restoring data that has been compressed using Huffman Encode. To decode Huffman-encoded data, the corresponding Huffman table is required, which maps characters to their respective Huffman codes. The input data and the codes in the table are then compared one by one until a match is found.

De-Quantization

De-quantization involves multiplying the DCT coefficients by the quantization coefficients. The quantization coefficient table is transmitted along with the JPEG header data. De-quantization involves multiplying non-zero coefficients by their respective quantization factors.

De-Zigzag

De-zigzag refers to the reordering of coefficients that are zigzagged during compression, according to the following index, as shown below.

Figure 4-2 De-Zigzag Table

Figure 4-2 De-Zigzag Table

0	1	8	16	9	2	3	10
17	24	32	25	18	11	4	5
12	19	26	33	40	48	41	34
27	20	23	6	7	14	21	28
35	42	49	56	57	50	43	36
29	22	15	23	30	37	44	51
58	59	52	45	38	31	39	46
53	60	61	54	47	55	62	63

Inverse Discrete Cosine Transform


The IDCT uses the de-quantized DCT coefficients in the IDCT algorithm to convert them from the frequency domain back to the original time domain. The minimum computational unit of JPEG is 8×8. By inputting an 8×8 2D frequency domain IDCT coefficient matrix C, the IDCT can calculate the restored pixel value matrix P using the following formula:

The calculation formula is as follows:

$$P(x,y) = \frac{1}{64} \sum_{u=0}^{7} \sum_{v=0}^{7} F(u,v) \cdot C(u) \cdot C(v) \cdot \cos\left[\frac{(2x+1)u\pi}{16}\right]$$

$$C(x) = \begin{cases} \sqrt{\frac{1}{2}}, & x = 0\\ 1, & x \neq 1 \end{cases}$$

Figure 4-3 Inverse Discrete Cosine Transform Representation




This module is implemented as shown in the figure above. To reduce DSP utilization and increase speed, the IDCT module employs a butterfly transform algorithm in the FPGA to perform the conversion operations. By performing two 1D IDCT operations, the 2D matrix multiplication result is obtained, which is the output of the IDCT module. In Gowin MJPEG Decoder IP, the butterfly transform algorithm is implemented using shifters and adders in the FPGA to simulate multiplication. As a result, the actual outcome may have a slight error compared to the result obtained from the formula, with an error margin of less than 5%.

Sampling Restoration

The sampling standard for the frame can be obtained from the JPEG header data. During decoding, the image is restored according to the corresponding sampling standard. This IP supports three sampling standards: 4:4:4, 4:2:0, and 4:2:2, as shown in the figure below.

Figure 4-4 Sampling Restoration



Color Space Conversion

Color Space Conversion (CSC) involves converting Y (luminance), Cb (Chrominance), and Cr (Chroma) components into RGB image pixels. The conversion formulas are as follows:

$$R = clip(Y + 1.402 \times (Cr - 128))$$

$$G = clip(Y - 0.344 \times (Cb - 128)) - 0.714 \times (Cr - 128)$$

$$B = clip(Y - 1.772 \times (Cb - 128))$$

To reduce DSP utilization and increase speed, the CSC module in the MJPEG Decoder IP simulates multiplication using shifts and additions based on the above formulas. As a result, the actual output may differ slightly from the calculated values, with an error margin of less than 5%.

Port Description

The IO port descriptions of Gowin MJPEG Decoder IP are as shown in . The port diagram is as shown in Figure 5-1.

Figure 5-1 Port Diagram

Figure 5-1 Port Diagram




Table 5-1 I/O List of Gowin MJPEG Decoder IP


Signal	Data Width	I/O	Description
clk	1	Input	Input clock signal
clk2	1	Input	Output clock signal
rstn	1	Input	Reset signal, active-low
In_valid	1	Input	Input data valid
In_data	32	Input	Input data
In_strb	4	Input	Fixed input 4'hF


Signal	Data Width	I/O	Description
In_last	1	Input	Temporarily unused signal
Out_in_accept	1	Output	Output signal indicating acceptance of next data
Out_valid	1	Output	Output pixel valid indicator
Width	16	Output	Output image width
Height	16	Output	Output image height
Coordinate_x	16	Output	Horizontal coordinate of the valid pixel
Coordinate_y	16	Output	Vertical coordinate of the valid pixel
R	8	Output	Output 8-bit red channel
G	8	Output	Output 8-bit green channel
В	8	Output	Output 8-bit blue channel

Timing Description

This section describes the timing of Gowin MJPEG Decoder IP. The timing of Gowin MJPEG Decoder IP is as shown in Figure 6-1.

Figure 6-1 Signal Timing






As shown in the figure above, assert in_valid and input the compressed image data using the Baseline JPEG standard, and the out_in_accept signal indicates that the next data can be input. out_valid signal is outputted, indicating that the output data is valid.

Interface Configuration

Start "IP Core Generator" from the "Tools" menu in Gowin Software, then you can call and configure MJPEG Decoder in the "Multimedia" type. Toolbar icon is also available as shown in Figure 7-1.

Figure 7-1 Open the IP via Toolbar Icon

Figure 7-1 Open the IP via Toolbar Icon



MJPEG Decoder IP configuration interface is as shown in Figure 7-2.

W IP Customization MJPEG Decoder General GW2A-55 Device Version: C Part Number: GW2A-LV55PG484C8/I7 Language: Verilog File Name: Module Name: MJPEG_Decoder_Top mjpeg_decoder $9.10_x64\\IDE\bin\\Documents\\MJPEG_Decoder_Ref\\src\\mjpeg_decoder$ Create In: Options Image Size width[15:0] Input Image Width: 1920 \$ (64-1920) Input Image Height: 1080 🕏 (64-1080) rate_x[15:0] te_y[15:0] g[7:0] in data[31:0] Ы7:0] **Q** OK Cancel

Figure 7-2 Gowin MJPEG Decoder IP Configuration Interface


This manual takes the GW2A-55 chip and the GW2A-LV55PG484C8/I7 part number as an example.

- You can configure the generated IP file name in the "File Name" text box.
- You can configure the generated IP module name in the "Module Name" text box.
- You can configure the path of the generated IP core folder in the "Create In" text box.

Reference Design

Please refer to the related test cases in Gowin MJPEG Decoder IP RefDesign.

Documents / Resources



References

- * Home GOWIN Semiconductor
- * IP and Reference Design | Gowin
- User Manual

Manuals+, Privacy Policy

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.