

FUTEK QIA128 SPI Communication Power Digital Controller User Guide

Home » FUTEK » FUTEK QIA128 SPI Communication Power Digital Controller User Guide 1

FUTEK QIA128 SPI Communication Power Digital Controller

Contents

- **1 General Description**
- 2 QIA128 SPI


Configuration

- 3 SPI Packet Structure
- **4 Timing Diagrams**
- **5 Documents / Resources**
- **6 Related Posts**

General Description

The QIA128 is a single channel ultra-low power digital controller with UART and SPI outputs. The QIA128 (slave device) can be used to communicate with any master devices through an SPI bus.

Pin Configurations and Function Descriptions for QIA128






Figure 1.

Table 1

#	Pin	Description	J1 #
??	♦ ?? ♦ ?? ♦ ?? ♦ ??	Active low reset pin.	_
2	TMS	JTAG TMS (Test Mode Select). Input pin used for debug and download.	_
3	TX	Transmit Asynchronous Data output.	7
4	RX	Receive Asynchronous Data input.	6
5	GND	Ground pins are connected to each other internally.	1

QIA128 SPI Communication Guide

6	-Excitatio n	Sensor excitation return (connected to Ground).	2	
7	-Signal	Sensor negative Input.	5	
8	+Excitati on	Sensor excitation.	3	
9	+Signal	Sensor positive Input.	4	
10	VIN Voltage input 3 – 5??????			
11	* ?? * ??	Active low chip-select. Do not drive the ???? line low until the device has bo oted up completely. Also ensure that the ???? line is not driven low unless the �?? �??�??�??� is low.		
12	SCLK Serial clock generated by master.			
13	MISO Master-In-Slave-Out.			
14	MOSI	Master-Out-Slave-In.		
15	Active low ???????? pin is used to keep all communication synchronized. It notifies the master device when new data from the sampling system is read y. This ensures that the master is always collecting the latest data. Wh en the ???????pin goes low, it indicates that the data is ready to be cloc ked out. This pin can be used to externally interrupt the master. The pin returns high when the system is in a conversion state and returns low once new data is ready. *Note: The pin does not return high once data is read—it will only return high once the system enters a conversion state.		_	
16	VDD	Digital rail (2.5V).		
17	NTRST JTAG NTRST/BM Reset/Boot Mode. Input pin used for debug and downloa d only and boot mode (❖??❖❖??❖).		_	
18	TDO	JTAG TDO (Data Out). Input pin used for debug and download.	_	
19	TDI	JTAG TDI (Data In). Input pin used for debug and download.		
20	тск	JTAG TCK (Clock Pin). Input pin used for debug and download.	_	

Table 2.

Serial Word Length		8-Bit			
SPI Mode	Mode 0 (CPOL = 0, CPHA = 0)				
SCLK Frequency	Min	1 MHz	Max	2 MHz	
Internal Clock Frequency of MCU	10.24 MHz				
Operation Mode	Slave				
Voltage Level	1.8 VDC (compatible with 3.3 VDC)				

QIA128 Internal Design Algorithm

When	the	�
0044		

??**��** ??��

??��??��pin goes high, it means the device is in the process of A/D conversion, calculating the CRC8 (See

Calculations and References) and generating the packet that needs to be sent per the master device's request.

??���

??��

??��

?? oes

low as soon as it fills out the SPI TX buffer. The following algorithm is being executed while ??

??��

??��

??� is high:

- Receives the latest ADC data from the highest interrupt priority
- Slave Service Function
- o Keeps reading the RX FIFO until it is empty
- o Saves all the bytes in a software buffer
- o If the buffer is empty, creates a mock-up GADC command to go to the default state
- o Checks the CRC8 byte and CMD byte

If either the CRC8 or the CMD are incorrect

· Goes to the default state

Else

• Replies with the corresponding packet (See Table 5.)

Default State:

- Restarts the SPI module
- Calculates the CRC8
- Loads 4 bytes of data (including the latest ADC data and the CRC8 byte) into the TX FIFO buffe

??��

??��

??��??��goes low

It is important to note that when a packet is clocked into the QIA128 via the MOSI line, the response to that packet must be

clocked out in the very next �

??��

??��

??��

?? period. If it is not clocked out in the next ?? \$\phi \phi\$


??��

??��

?? period, the response will be lost, and the system will go back to clocking out the ADC data.

SPI Packet Structure

The packet structure stays consistent during all transactions and always includes four bytes of data for both receiving and transmitting.



"Continuous Read" Mode

GADC Command may be sent for each ??���

??��


??��

?? period to continuously get the ADC data.

*Note: If the CRC or the CMD bytes are incorrect, the device still fills out the buffer with the ADC data followed by the CRC8.

Timing Diagrams

Packet Structure (Get ADC Data):



^{*}Note: Each clock in Figure 3. represents 8-bits.

??��

??��

?? period.

^{*}Note: Each word (8-bits) can be clocked out with or without delay, but the entire transaction must be completed within a single ??���

Documents / Resources



FUTEK QIA128 SPI Communication Power Digital Controller [pdf] User Guide QIA128 SPI Communication Power Digital Controller, QIA128 SPI, Communication Power Digital Controller, Power Digital Controller, Controller

Manuals+,