



Blockstream BLKS048 Jade Debuts Open-Source Hardware Bitcoin Wallet Instruction Manual

[Home](#) » [Blockstream](#) » Blockstream BLKS048 Jade Debuts Open-Source Hardware Bitcoin Wallet Instruction Manual 

BLOCKSTREAM

JADE V1.1

Contents

- 1 [OUTLINE](#)
- 1.1 [Hardware Composition](#)
- 2 [PIN DESCRIPTION](#)
- 2.1 [USB INTERFACE](#)
- 3 [FUNCTIONAL DESCRIPTION](#)
- 3.1 [CPU AND MEMORY](#)
- 3.2 [STORAGE DESCRIPTION](#)
- 3.3 [RTC MANAGEMENT AND LOW POWER CONSUMPTION](#)
- 4 [Documents / Resources](#)
- 5 [Related Posts](#)

OUTLINE

Blockstream Jade v1.1 is an ESP32 board based on the ESP32-D0WDQ6-V3 module, containing a 1.14-inch TFT screen. The board is made of PC+ABC.



Hardware Composition

The hardware of **Blockstream Jade v1.1**: ESP32-D0WDQ6-V3, TFT screen, camera, Button, TypeC-to-USB interface, Power Management chip, and battery.

ESP32 is a single 2.4 GHz Wi-Fi and Bluetooth combo chip designed with the TSMC ultra-low-power 40 technology. It is designed to achieve the best power and RF performance, showing robustness, versatility, and reliability in a wide variety of applications and power scenarios.

The **LCD** is a 1.14-inch color screen driven by st7789, with a resolution of 135 ×240. Working temperature -30-85°C.

The **power management chip** is the AXP192 chip of X-Powers. The operating voltage ranges from 2.9V to 6.3V. Charging current of 1.4A.

PIN DESCRIPTION

USB INTERFACE

Blockstream Jade v1.1 Configuration Type-C type USB interface, support USB2.0 standard communication protocol.



FUNCTIONAL DESCRIPTION

This chapter describes the ESP32-D0WDQ6-V3 various modules and functions.

CPU AND MEMORY

ESP32 contains one or two low-power Xtensa®32-bit LX6 microprocessor(s) with the following features::

- 448-KB of ROM, and the program starts for the kernel function calls
- For a 520 KB instruction and data storage chip SRAM
- RTC flash memory of 8 KB SRAM, when the RTC can be started in Deep-sleep mode, and for storing data accessed by the main CPU
- RTC slow memory, of 8 KB SRAM, can be accessed by the coprocessor in Deep-sleep mode
- Of 1 kbit of use, which is a 256-bit system-specific (MAC address and a chipset); the remaining 768 bit

reserved for the user program, these Flash programs include encryption and chip ID

STORAGE DESCRIPTION

3.2.1. External Flash and SRAM

ESP32 supports multiple external QSPI flashes and static random access memory (SRAM), having hardware-based AES encryption to protect the user programs and data.

- ESP32 access external QSPI Flash and SRAM by caching. Up to 16 MB external Flash code space is mapped into the CPU, supports 8-bit, 16-bit, and 32-bit access, and can execute code.
- Up to 8 MB external Flash and SRAM mapped to the CPU data space, support for 8-bit, 16-bit, and 32-bit access. Flash supports only read operations, SRAM supports read and write operations.

RTC MANAGEMENT AND LOW POWER CONSUMPTION

ESP32 uses advanced power management techniques that may be switched between different power-saving modes. (See Table 5).

- **Power saving mode**

- Active Mode: RF chip is operating. The chip may receive and transmit a sounding signal.
- Modem-sleep mode: CPU can run, the clock may be configured. Wi-Fi/Bluetooth baseband and RF
- Light-sleep mode: CPU suspended. RTC and memory and peripherals ULP coprocessor operation. Any wake-up event (MAC, host, RTC timer, or external interrupt) will wake up the chip.
- Deep-sleep mode: only the RTC memory and peripherals in a working state. Wi-Fi and Bluetooth connectivity data stored in the RTC. ULP coprocessor can work.
- Hibernation Mode: 8 MHz oscillator and a built-in coprocessor ULP are disabled. RTC memory to restore the power supply is cut off. Only one RTC clock timer is located on the slow clock and some RTC GPIO at work. RTC RTC clock or timer can wake up from the GPIO Hibernation mode.

- **Deep-sleep mode**

- related sleep mode: power saves mode switching between Active, Modem-sleep, Light-sleep mode. CPU, Wi-Fi, Bluetooth, and radio preset time interval to be awakened, to ensure connection Wi-Fi / Bluetooth.
- Ultra Low-power sensor monitoring methods: the main system is Deep-sleep mode, ULP coprocessor is periodically opened or closed to measure sensor data.

The sensor measures data, ULP coprocessor decides whether to wake up the main system.

Functions in different power consumption modes: TABLE 5

Power consumption mode	Active	Modem-sleep	Light-sleep	Deep-sleep	Hibernation
Sleep mode	Associated sleep mode			Ultra-low-power Sensor measures data	—
CPU	open	open	pause	close	close
Wi-Fi/Bluetooth Radio	open	open	close	close	close
RTC memory	open	open	open	open	close
ULP coprocessor	open	open	open	open/close	close

Press and hold the side power button for two seconds to start the device. Press and hold for more than 6 seconds to turn off the device. Switch to the photo mode through the Home screen, and the avatar that can be obtained through the camera is displayed on the TFT screen. The USB cable must be connected when working, and the lithium battery is used for short-term storage to prevent power failure.

FCC Statement:

Any changes or modifications not expressly approved by the party responsible for compliance could void the user's authority to operate the equipment.

This device complies with part 15 of the FCC Rules. Operation is subject to the following two conditions:

(1) This device may not cause harmful interference, and (2) this device must accept any interference received, including interference that may cause undesired operation.

FCC Radiation Exposure Statement:

This equipment complies with FCC radiation exposure limits set forth for an uncontrolled environment. This equipment should be installed and operated with a minimum distance of 20cm between the radiator& your body.

Note: This equipment has been tested and found to comply with the limits for a Class B digital device, pursuant to part 15 of the FCC Rules. These limits are designed to provide reasonable protection against harmful interference in a residential installation. This equipment generates uses and can radiate radio frequency energy and, if not installed and used in accordance with the instructions, may cause harmful interference to radio communications. However, there is no guarantee that interference will not occur in a particular installation. If this equipment does cause harmful interference to radio or television reception, which can be determined by turning the equipment off and on, the user is encouraged to try to correct the interference by one or more of the following measures:

- Reorient or relocate the receiving antenna.
- Increase the separation between the equipment and receiver.
- Connect the equipment into an outlet on a circuit different from that to which the receiver is connected.
- Consult the dealer or an experienced radio/TV technician for help.

Documents / Resources

<p>BLOCKSTREAM JADE V1.1</p> <p>2024-02</p>	<p>Blockstream BLKS048 Jade Debuts Open-Source Hardware Bitcoin Wallet [pdf] Instruction Manual BLOCKSTREAMJD2, 2AWI3BLOCKSTREAMJD2, BLKS048 Jade Debuts Open-Source Hardware Bitcoin Wallet, Jade Debuts Open-Source Hardware Bitcoin Wallet</p>
---	---