

ALTERA AN-676 Dynamic Reconfiguration in Arria V and **Cyclone V Devices User Guide**

Home » ALTERA » ALTERA AN-676 Dynamic Reconfiguration in Arria V and Cyclone V Devices User Guide 🖺




Contents

- 1 ALTERA AN-676 Dynamic Reconfiguration in Arria V and Cyclone V **Devices**
- **2 INTRODUCTION**
- 3 Register-Based Reconfiguration
- 4 Streamer-Based Reconfiguration
- **5 Transceiver Calibration Function**
- **6 Unsupported Reconfiguration Mode**
- 7 System Diagram
- 8 Creating the Qsys System
- 9 Creating the Transceiver Native PHY IP
 - 9.1 Related Information
- 10 Creating the Reconfiguration Controller
- 11 Compiling the Design Example
- 12 Compiling the Design Example
- 13 Creating In-System Sources and Probes (ISSP)
 - 13.1 Related Information
- 14 Duty Cycle Distortion Calibration
- 15 Document Revision History
- 16 Documents / Resources
- 17 Related Posts



ALTERA AN-676 Dynamic Reconfiguration in Arria V and Cyclone V Devices



INTRODUCTION

The Altera® Transceiver Reconfiguration Controller dynamically reconfigures the transceiver PHY in Arria® V and Cyclone® V devices. You can use the dynamic reconfiguration features to reconfigure the transceiver channels to support multiple or different data rates and physical medium attachment (PMA) settings without interrupting adjacent transceiver channels or powering down the transceiver channels. The reconfiguration methods are similar between Arria V, Cyclone V, and Stratix® V devices. The features supported in Arria V and Cyclone V devices are a subset of those supported in Stratix V devices.

Related Information

Altera Transceiver PHY IP Core User Guide

Reconfiguration Methods

You can dynamically change the transceiver setting using either register-based or streamer-based reconfiguration. Both methods use a sequence of Avalon® -MM writes and reads to update the transceiver settings.

Related Information

- Avalon Interface Specifications
- Refer to the read and write transfer timing diagrams.

Register-Based Reconfiguration

Register-based reconfiguration does not require any MIF files during the reconfiguration process. It uses a set of dedicated reconfiguration addresses to carry out a specific reconfiguration function. You use a specific flow to carry out this reconfiguration. The design example in this application note demonstrates the following:

- The analog (PMA) reconfiguration update on the VOD settings
- The method to trigger the duty cycle distortion (DCD) calibration

Related Information

- Arria V GX Dynamic Reconfiguration Design Example on page 3
- Altera Transceiver PHY IP Core User Guide
- For the register-based reconfiguration read and write flow.

Streamer-Based Reconfiguration

The streamer-based reconfiguration mode supports the reconfiguration features that are not achievable with the register-based method. There are two supported modes: MIF Streaming and Direct Write. Both modes use the streamer module in the Reconfiguration Controller. The streamer module uses the same address to carry out reconfigura- tion. However, the data values are different and you must specify that to the Reconfiguration Controller.

- MIF Streaming mode (Mode 0):
- · Streams the entire content of a MIF
- · Uses the streamer module

The advantage of this mode is you only need to use one command to execute the write process of the entire MIF. You do not need to manually control the write process to dedicated reconfiguration addresses such as PMA settings, reference clock selection, and PLL selection. The design example demonstrates the streamer-based reconfiguration mode when switching the TX PLL connected to the transceiver channel.

- Direct Write mode (Mode 1):
- · No MIF streaming is required
- You need to selectively write the reconfiguration data
- May require multiple writes and reads

Related Information

- Arria V GX Dynamic Reconfiguration Design Example on page 3
- Altera Transceiver PHY IP Core User Guide

Transceiver Calibration Function

The Reconfiguration Controller supports two calibration functions: offset cancellation and duty cycle distortion (DCD) calibration. The design example shows how to execute the DCD calibration from the Reconfiguration Controller.

Related Information

- Arria V GX Dynamic Reconfiguration Design Example on page 3
- Duty Cycle Distortion Calibration on page 17

Unsupported Reconfiguration Mode

- · Switching between a receiver-only channel and a transmitter-only channel
- Switching between one PHY IP to another PHY IP (for example, switching from a deterministic latency PHY IP to a custom PHY IP)
- Switching between PMA Direct mode to non-PMA Direct mode
- · Bonded mode configuration
- TX PLL reconfiguration if the TX PLL is connected to bonded channels

Arria V GX Dynamic Reconfiguration Design Example

The design example uses the Reconfiguration Controller to dynamically reconfigure a Native PHY IP to support multiple data rates of 2500 Mbps and 5000 Mbps by switching the external PLL connected to the transceiver channel. The design example uses a 5AGXFB3H4F35C5 device and is compiled with the Quartus® II 12.1sp1 software. The reconfiguration commands are controlled through the System Console tool that ships with the Quartus II software. This design example demonstrates the following reconfiguration methods:

- Streamer-based reconfiguration
- The MIF streaming reconfiguration is used to switch the TX PLLs that are connected to the transceiver channel.
- Register-based reconfiguration
- · Changing VOD setting
- Triggering DCD calibration manually

The design example consists of the following modules. The numbers refer to the position of the modules in the following figure. The system-level diagram shows how the different modules interact in the reconfiguration design example.

- · Arria V GX Transceiver Native PHY IP
- Transceiver Reconfiguration Controller
- Qsys system
- PHY Reset Controller
- CMU PLL Transceiver PLL
- Fractional PLL (fPLL) Altera fPLL
- · ROM containing the MIF for reconfiguration
- In-System Sources and Probes (ISSP)

System Diagram

Creating the Qsys System

- · Launch the Quartus II software
- On the File menu, click Open
- Browse and select the console interface.gsys file located in the original design/ directory
- Click Open

The Qsys System Components

- The JTAG to Avalon Master Bridge component acts as the master in the design example and is the main communication channel between the System Console tool and the external slave interface in the design. The System Console tool issues Avalon reads and writes to the Reconfiguration Controller to carry out reconfiguration of the PHY IP.
- The External Slave Interface component exports all required Avalon signals to the top-level design.
- With the Avalon signals exported, the Qsys system can interface with any Avalon-compliant component that resides outside of the Qsys component library.
- The Transceiver Reconfiguration Controller is an Avalon-compliant component.
- Therefore, the External Slave Interface component must be connected to the JTAG to Avalon Master Bridge.
- The PIO component uses external input as control bits in the system.
- In this design example, the PIO is connected to the rate_select port, which is used to trigger the rate change of the channel from 2500 Mbps to 5000 Mbps.
- The PIO connects to the JTAG to Avalon Master Bridge. You can also connect any PIO to status bits to be monitored externally slave interface.

Address Map Clock Settings Project Settings Instance Parameters System Inspector Use Connections Name Description Export Clock Base End + □ clk_0 Clock Source V clk_in Clock Input clk clk_in_reset Reset Input reset clk Clock Output clk_reset Reset Output V ☐ master_0 ITAG to Avalon Master Bridge clk Clock Input clk_reset Reset Input [clk] master Avalon Memory Mapped Master master_reset Reset Output 8 V External Slave Interface ☐ reconfig Clock Input clock clk_0 reset Reset Input [clock] slave Avalon Memory Mapped Slave 0x0000_0000 0x0000_07ff ext_interface Conduit econfig V □ pio_0 PIO (Parallel I/O) clk Clock Input Double-click to export Reset Input Double-click to export reset [clk] Double-click to export [clk] Avalon Memory Mapped Slave 0x0000_0800 0x0000_080f 51 external_connection | Conduit Endpoint rate_select

Figure 2: Component Map of the Qsys System

Table 1: Memory Map of the Qsys System

Creating the Transceiver Native PHY IP

Related Information

Qsys System Integration Tool Support


Creating the Transceiver Native PHY IP

The design example uses the Arria V Native PHY IP as a single duplex transceiver channel. Unlike other PHY IP, the Native PHY IP does not include the Avalon-MM interface. Instead, it exposes all signals directly as ports. In this design example, the Native PHY IP interfaces with the Reset Controller, Reconfiguration Controller, and the ISSP.

The Native PHY is created such that two transmit PLLs are used to clock the data channels. Both transmit PLLs are instantiated using external transceiver PLLs. The CMU PLL and fPLL are selected as the external transceiver

PLLs. Follow the steps in the following figures to set up the parameters required by the Native PHY to switch between the two external transceiver PLLs.

Figure 3: Datapath Options, TX PMA, and TX PLL0 Settings in Native PHY IP



- 1. Check this option to use the external TX PLL
- 2. Use 2 external PLLs
- 3. Indicate that TX PLL 0 is following the PLL setting in the PMA tab
- 4. TX PLL 0 is set to 2500 Mbps

Figure 4: TX PLL 1 and RX PMA settings in Native PHY IP

▼ TX PMA	
☐ Enable TX PLL dynamic reconfiguration	
✓ Use external TX PLL	1. This option remains checked
Number of TX PLLs: 2 V	
Main TX PLL logical index:	
TX PLL 0 TX PLL 1	
PLL base data rate: 5000 Mbps	- 2. You can change the TX PLL 1
Selected clock network: non_bonded V	setting in this field. In this exan you set it to 5,000 Mbps
▼ RX PMA	
✓ Enable CDR dynamic reconfiguration	- 3. Check this option to change the
Number of CDR reference clocks: 1 V	CDR setting dynamically to sup
Selected CDR reference clock:	a different data rate
Selected CDR reference clock frequency: 125.0 MHz	
PPM detector threshold: 1000 V PPM	
✓ Enable rx_pma_clkout port	
Enable rx_is_lockedtodata port	
✓ Enable rx_is_lockedtoref port	
☐ Enable rx_set_locktodata and rx_set_locktoref ports	
✓ Enable rx_pma_bitslip port	
✓ Enable rx_seriallpbken port	

Turn on the Enable CDR dynamic reconfiguration option to allow the data rate change of the CDR during streamer-based reconfiguration. With the Reconfiguration Controller connected, you can selectively determine which transmit PLL is used.

Refer to the gxb_duplex.v file in the design example for the standard PCS settings.

Related Information

Altera Transceiver PHY IP Core User Guide

For more information on how to instantiate the Native PHY IP Datapath, Standard PCS, and RX PMA options.

Creating the Reconfiguration Controller


The Reconfiguration Controller controls the dynamic reconfiguration of Arria V and Cyclone V PHY IPs. The following steps describe how to set up the Reconfiguration Controller to dynamically control the PMA settings, change the PLL selection by streaming a MIF, and trigger DCD calibration manually. The Native PHY IP created in the previous section requires two reconfiguration interfaces, one for the REGULAR RX/TX Channel and one for the CDR TX PLL, as shown in the following figure. You can verify the logical interface information in the Transceiver Reconfiguration Report

Figure 5: Transceiver Reconfiguration Report

Tra	Transceiver Reconfiguration Report						
	Component	Туре					
1	gxb_reconfig_inst						
1	🖃 Logical Interface 0	REGULAR RX/TX Channel					
1	Component Block	Channel					
2	Component Block	Channel					
3	Component Block	AVMM					
2	🖃 Logical Interface 1	CDR TX PLL					
1	Component Block	Channel					
2	Component Block	AVMM					

The Transceiver Reconfiguration Report is located under Fitter Report > GXB Report. Refer to the parameters setting in the figure below to set up the Interface Bundles, Transceiver Calibra- tion functions, Analog Features, and Reconfiguration Features functions

Figure 6: Arria V Transceiver Reconfiguration Controller



The Interface Bundles section specifies two interface bundles. The first interface is connected to the RX/TX channels as shown in Figure 5. The second interface is connected to the CMU PLL. The following table shows the Interface Bundles connection in the top-level design file a5_top.v.

Table 2: Interface Bundles Parameters

Reconfiguration Ports	Native PHY/ CMU PLL Ports	Connected to
[69:0] ch0_0_to_xcvr [45:0] ch0_0_ from_xcvr	[69:0] reconfig_to_xcvr [45:0] reconfig_from_xcvr	Connected to RX/TX channel
[69:0] ch1_1_to_xcvr [45:0] ch1_1_ from_xcvr	[69:0] reconfig_to_cmu [45:0] recon fig_from_cmu	Connected to CMU PLL

In the Transceiver Calibration Functions section, turn on the Enable duty cycle calibration option. In the Analog Features section, turn on the Enable Analog controls option to enable VOD setting reconfiguration. In the Reconfiguration Features section, turn on the Enable channel/PLL reconfiguration option to allow the streamer-based reconfiguration process. This reconfiguration mode reconfigures the TX/RX data path, CDR settings, and TX PLL selection. After all parameters have been specified, you can generate the Reconfiguration Controller.


Related Information: Duty Cycle Distortion Calibration on page 17 Duty Cycle Distortion (DCD) calibration is used to calibrate the TX duty cycle to compensate for the skew introduced by different clock networks.

Creating the CMU PLL Using an Arria V Transceiver PLL

The design example uses the Arria V Transceiver PLL to clock the transceiver channel at 5000 Mbps. When you turn on the Use external TX PLL option in the Native PHY IP, you can connect to this external transceiver PLL. This transceiver PLL is referring to the CMU PLL as illustrated in the System Diagram. You can instantiate this IP in the MegaWizard™ Plug-in Manager > Interface > Transceiver PHY > Arria V Transceiver PLL v12.1. Refer to the following figure to set the parameters for the CMU PLL

Refer to the following figure to set the parameters for the CMU PLL.

Figure 7: Arria V Transceiver PLL Parameters Setting When Configured as CMU PLL



Using the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices

Creating a Fractional PLL (fPLL) using Altera PLL

You do not have to turn on the Enable PLL reconfiguration option if you are not dynamically reconfiguring the PLL parameter settings. This option allows you to change the PLL settings to support different data rates.

Note: If you are using an fPLL in your design, if you want to switch the fPLL with another CMU PLL, you must instantiate the CMU PLL using the Arria V Transceiver PLL IP. Turn on the option Use external TX PLL in the Native PHY IP to instantiate a CMU PLL.

Creating a Fractional PLL (fPLL) using Altera PLL

The design example uses the Altera PLL v12.1 to configure an fPLL to clock the transceiver channel at 2500 Mbps. To connect the Native PHY IP to the fPLL, you must turn on the Use external TX PLL option in the Native PHY IP. You can instantiate this IP in the MegaWizard Plug-in Manager > IO > Altera PLL v12. Refer to the figure below to set the parameters in the fPLL.

General Clock Switchover Cascading MIF Streaming Settings Advanced Parameters Device Speed Grade: 3_H3 V PLL Mode: Integer-N PLL Reference Clock Frequency: 125.0 MHz Operation Mode: normal Enable the PLL locked Enable Locked Output Port signal Enable physical output clock parameters Output Clocks Number Of Clocks: 1 ▼ outclk0 Desired Frequency: 1250.0 MHz Set the desired frequency to 1250 MHz because th Actual Frequency: 1250.0 MHz v VCO in the PLL is runn. Phase Shift units: ps at half the serial data rate Phase Shift: 0 of 2500 Mbps Actual Phase Shift: 0 ps Duty Cycle: 50 96

Figure 8: Altera PLL Parameters Setting when Configured as an fPLL

Creating the Transceiver PHY Reset Controller

Сору

The design example uses the Transceiver PHY Reset Controller to control the reset sequence of the transceiver channel. As shown in the figure below, set the Number of TX PLLs field to 2. In this design example, you switch the TX PLL between the CMU PLL and fPLL. Therefore, you must connect both PLL locked signals, pll_locked[1:0], to the reset controller to indicate the release of tx_digitalreset. The reset controller releases tx_digitalreset whenever there is an assertion on either of the pll_locked[1:0] signals. Leave the remaining settings in the PHY Reset Controller to their default values.

Altera Corporation: Using the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices

Figure 9: Transceiver Reset Controller Parameter Settings

▼ General Options		
Number of transceiver channels:	1	
Number of TX PLLs:	2	
Input clock frequency:	125	MHz
✓ Synchronize reset input		
Use fast reset for simulation		
▼ TX PLL		
☐ Enable TX PLL reset control		
pll_powerdown duration:	1000	ns
Synchronize reset input for PLL	powerdown	
▼ TX Channel		
✓ Enable TX channel reset control		
Use separate TX reset per chann	nel	
TX automatic reset recovery mode:	Auto	
tx_digitalreset duration:	20	ns
pll_locked input hysteresis:	0	ns
▼ RX Channel		
✓ Enable RX channel reset control		
Use separate RX reset per chann	nel	
RX automatic reset recovery mode:		
rx_analogreset duration:	40	ns
rx_digitalreset duration:	4000	ns
rx_digitalreset duration.	4000	112

Set this option to 2.

There will be indexing on the pll_locked[1:0] port. Connect the locked signal from the fPLL a CMU PLL to this port.

Creating a ROM that Contains the MIF for Reconfiguration

Dynamic reconfiguration of the Native PHY can be performed using one of two methods: register-based and streamer-based. The register-based reconfiguration is carried out by writing to a specific set of memory-mapped registers in the transceiver channel. The streamer-based reconfiguration is carried out by streaming a MIF that contains the reconfiguration data to the Reconfiguration Controller. The steps below describe how to generate the MIF for reconfigura- tion for the design example

Note: Two different design directories should be used to compile the original design and the MIF design. This practice prevents inadvertently deleting or modifying the design files. The MIF design can be as simple as a design with just the Native PHY IP instantiation file. You can also use the original design as suggested in following section to generate the MIF.

Compiling the Design Example

The MIF design is the original design with different settings specified for the Native PHY IP. In the original design, the initial data rate is set to 2500 Mbps. Change the Native PHY IP settings so that after MIF reconfiguration the data rate is 5000 Mbps. To generate the MIFs, use the table below for the settings in the Native PHY IP. Only the settings in the TX PMA tab change.

Table 3: MIFs Generation in Reference with Native PHY IP Settings

	РМА		PMA TX PMA		TX PLL 0		TX PLL 1				
MI F#	MIFs (Mbps	Data Rate (Mbps	TX Local Clock Divisi on Fa ctor	TX PL L Base Data Rate (Mbps	Use ex ternal TX PLL	Numbe r of TX PLLs	Main TX PL L Logic al Ind ex	PLL Base Data Rate (Mbps)	Selecte d Clock Networ k	PLL Base Data Rate (Mbps)	Selected Clock Net work
1	2500	2500	1	2500	Enable d	2	0	2500	non- bo nded	5000	non- bond ed
2	5000	5000	1	5000	Enable d	2	1	2500	non- bo nded	5000	non- bond ed

Compiling the Design Example

The compilation process generates an .sof programming file for the Arria V device. At this point in the procedure, two designs exist: the original design and the MIF design.AT this point in the procedure, two designs exist: the original design and the MIF design is compiled first because the MIF generated will be used by the original design. Specifically, the MIF generated by the MIF design is used in the original design to configure from one data rate to another. To compile a design:

- Open the MIF project in the Quartus II software.
- On the Processing menu, click Start Compilation.

The changes you make in the MIF design are the Native PHY IP parameters listed in the "MIFs Generation in Reference with Native PHY IP Settings" table. Generate a 5000 Mbps design by setting the parameters in your Native PHY IP to create a mif_5000.mif file. Next, generate a 2500 Mbps design by setting the parameters in your Native PHY IP to create a mif_2500.mif file.

Note: If you get an error message related to a missing .mif (before the MIF is generated and specified in the ROM MegaWizard Plug-In Manager), select the "No, leave it blank" option at the Memory Initialization tab of the MegaWizard Plug-In Manager.

After a successful compilation, a reconfig_mif directory is created in the MIF design's project directory. The following MIFs are used for each data rate:

- 2500 Mbps mif_2500.mif
- 5000 Mbps mif_5000.mif

The original design is compiled after the MIF design. However, before the original design is compiled, you must specify the MIF created by the MIF design. The module mif_rom is used to store the MIF. Follow the steps below to specify the MIF.

- Open the original project in the Quartus II software.
- Launch the MegaWizard Plug-In Manager from the Tools menu.
- From the MegaWizard, browse to the original_design/ directory and select mif_rom.v.
- All parameters are the same except that you must specify the MIF. Specify the mif_design/

reconfig_mif/mif_2500.mif file by browsing to the MIF.

- Click Finish to generate the new mif_rom module.
- Repeat these steps for the ROM to store the MIF for 5000 Mbps.

After the MIF has been specified, the original design is ready to be compiled. Follow the steps below to compile the design.

- Open the original project in the Quartus II software.
- On the Processing menu, click Start Compilation.

After a successful compilation, a file named a5_top.sof will exist in the original/output_files/ directory. This SOF is used to program the Arria V GX device.

Note: There is only one .qar project in this design example. Use this .qar project as both the original design and the MIF design to generate the MIF files. To create the MIF design, duplicate the original design.

Related Information

Creating a ROM that Contains the MIF for Reconfiguration on page 11 Refer to the "MIFs Generation in Reference with Native PHY IP Settings" table.

Creating In-System Sources and Probes (ISSP)

The ISSP is instantiated to control the PHY reset, enable serial loopback, and align word boundaries on received data. The Qsys system communicates with the ISSP to control the Native PHY.

Table 4: ISSP and Its Control in the Design Example

Bit	ISSP	Description
[2]	rx_std_wa_patternalign	Aligns the word boundaries in manual alignment mode
[1]	rx_seriallpbken	Enables the serial loopback of the transceiver channel
[0]	hssi_reset	Used as a system reset

Performing Reconfiguration with the System Console Tool

With the Avalon to JTAG Master Bridge, reconfiguration commands are directly streamed to the Reconfi- guration Controller through the JTAG port. The System Console tool issues commands to initiate dynamic reconfiguration of the Native PHY IP. This design example uses a Tcl script called main.tcl that consists of several different procedures with different functionality

Performing Reconfiguration with the System Console Tool

Note: Program the Arria V GX device with the SOF generated in the previous section before launching the System Console. Having both the programmer and System Console open simultaneously can cause programming errors.

Before any reconfiguration can take place, you must first launch the System Console tool. To launch the System Console, perform the following steps:

- Program the Arria V Device with the SOF generated from the original design
- · Launch the Quartus II software
- · From the Quartus II software, on the Tools menu, click Qsys
- From the Qsys tool, on the Tools menu, click System Console
- Ensure that the present working directory contains main.tcl

The following table lists the procedures in main.tcl. You can type in a procedure name and its value to execute the reconfiguration process. Verify your results with the signal tap file (stp1.stp) by looking at the signals listed in the following table.

Table 5: Description of Procedures in main.tcl

Command Name	<value></value>	Description
txpll register <value></value>	0	Select logical TX PLL 0 as TX PLL (fPLL). Only the tx_std_clkout frequency is updated.
	1	Select logical TX PLL 1 as TX PLL (CMU PLL). Only the tx_std_clkout frequency is updated.
	2500	Select logical TX PLL 0 as TX PLL (fPLL). Both the tx_std_clkout and rx_std_clkout frequencies are updated.
txpll_mif <value></value>	5000	Select logical TX PLL 1 as TX PLL (CMU PLL). Both the tx_std_clkout and rx_std_clkout frequencies are upd ated.
reset	N/A	System Reset
	1	Enable serial loopback. Verify with the rx_seriallpbken port in the signal tap file
sloopback <value></value>	0	Disable serial loopback. Verify with the rx_seriallpbken port in the signal tap file
read_vod	N/A	Read back VOD value (read back data in hexadec- im al value)
write_vod <value></value>	0-63	Writing VOD value with valid settings of 0-63

To reconfigure the transceiver channel, type the reconfiguration commands as shown below in the Tcl Console. For example:

- source main.tcl sloop back 1
 - >> Enable serial loopback

- txpll_mif 2500
 - >> TX PLL switch to fPLL. Data channel at 2500 Mbps
- reset
 - · >> Reset the transceiver channel after each streamer-based
 - >> reconfiguration
- txpll mif 5000
 - >> TX PLL switch to CMU PLL. Data channel at 5000 Mbps
- reset
 - · >> Reset the transceiver channel after each streamer-based
 - >> reconfiguration

These commands allow the System Console to communicate directly with the Avalon to JTAG Bridge Master, which in turn communicates with the Reconfiguration Controller.

Related Information

- · Analyzing and Debugging Designs with System Console
- Altera Transceiver PHY IP Core User Guide
- For more information on the specific address map associated with the Reconfiguration Controller

Streaming a MIF to Perform Channel Reconfiguration

Switch the TX PLL to change the transceiver channel from 2500 Mbps to 5000 Mbps. You can switch the PLL by streaming a MIF.

Table 6: Steps for Using the Streamer-Based Reconfiguration Mode

Step	Reconfiguration Step	Memory Ma p Address	Value Written	Description
1	Write to the <i>logical channel</i> regist er	0x38	0h	Logical channel 0 selected (Physical c h0)

Manual Trigger for DCD Calibration IP via Register-based Reconfiguration

Step	Reconfiguration Step	Memory Ma p Address	Value Written	Description
2	Write MIF mode 0 to the <i>control a</i> nd status register	0x3A	0h	Streamer mode selected
3	Write to the "feature" offset regist er	0x3B	0h	Select "MIF base address"
4	Write to the data offset register	0x3C	8000h	Specify base address at 8000h (1)
5	Write to the "write" bit of the control and status register	0x3A	1h	Trigger "write" operation
6	Write to the "feature" offset regist er to start the MIF operation	0x3B	1h	Select "Start MIF Stream"
7	Write to the <i>data offset</i> register to trigger the MIF write process	0x3C	1h	Set 1 to trigger the MIF streaming
8	Write to the "write" bit of the control and status register	0x3A	1h	Trigger "write" operation

Related Information

Altera Transceiver PHY IP Core User Guide

Refer to the Streamer-based reconfiguration section for a description of the Streamer module.

Manual Trigger for DCD Calibration IP via Register-based Reconfiguration

You can trigger the DCD calibration IP manually. The following table lists the steps to access the reconfiguration address reserved for DCD calibration IP. You must trigger the DCD calibration IP when you switch from 2500 Mbps to 5000 Mbps because it switches the clock network and the channel data rate is >4915.2 Mbps. In the design example, the DCD calibration is triggered when the data channel is running at 5000 Mbps and after TX PLL switching happens. You can refer to the txpll_mif procedure in main.tcl for more details.

Table 7: Using the Register-Based Reconfiguration Method to Trigger DCD Calibration

Step	Reconfiguration Step	Memory Ma p Address	Value Written	Description
1	Write to the <i>logical channel</i> regist er	0x48	0h	Logical channel 0 selected (Physi cal ch0)
2	Write to the data offset register	0x4B	0h	Select DCD calibration mode

1. You can select any base address except the Reconfiguration Controller and Avalon-MM master base address

Performing VOD Reconfiguration via Register-Based Reconfiguration

Step	Reconfiguration Step	Memory Ma p Address	Value Written	Description
3	Write 1 to manually trigger ON DCD calibration IP	0x4C	1h	Manually turn ON DCD calibration IP
4	Check reconfig_busy signals	Port	N/A	reconfig_busy signal stays assert ed as long as the DCD IP is calibr ating the TX buffer.
5	Write 0 to manually trigger OFF DCD calibration IP	0x4C	0h	Manually turn OFF DCD calibration IP

Note: Reset your channel after each manual DCD calibration.

Performing VOD Reconfiguration via Register-Based Reconfiguration

You can reconfigure the transceiver channel to change the VOD settings To verify the new settings, perform a write to the channel and read back the VOD setting.

Table 8: Using the Register-Based Reconfiguration Method to Reconfigure VOD Settings

Step	Reconfiguration Step	Memory Ma p Address	Value Written	Description
1	Write to the <i>logical channel</i> regist er	0x08	0h	Logical channel 0 selected (Physi cal ch0)
2	Write to the PMA offset register	0x0B	0h	Select VOD settings
3	Write VOD valid settings	0x0C	0-63	Set the VOD settings with entered valid settings
4	Write to the "write" bit of the control and status register	0x0A	1h	Trigger "write" operation

Related Information

Altera Transceiver PHY IP Core User Guide

For more information about the register address and the relevant bits to access for read and write processes, refer to the "Transceiver Reconfiguration Controller IP Core" chapter.

Duty Cycle Distortion Calibration

Duty Cycle Distortion (DCD) calibration is used to calibrate the TX duty cycle to compensate for the skew introduced by different clock networks. You must turn on the DCD calibration IP when you switch from 2500 Mbps to 5000 Mbps, because TX PLL switching causes a different clock network to be used. Enable the DCD calibration IP for Arria V and Cyclone V devices if either of the following conditions is applicable:

- Data rate is ≥ 4915.2 Mbps
- Clock network switching (TX PLL switching) and the data rate is ≥ 4915.2 Mbps

The DCD calibration features and options are summarized in the following table. Refer to the usage condition to enable the DCD Calibration IP.

Table 9: DCD Calibration Features and Their Options

Transceiver Calibration Function	Option	Description	Usage Condition
Enable duty cycle calibrat	Enabled	Use DCD calibration IP either dur ing power up or user mode	 Data rate ≥ 4915.2 Mbps Clock network switching (T X PLL switching) and the data rat e is ≥ 4915.2 Mbps
ion	Disabled	Disabled DCD calibration feature s	Data rate < 4915.2 Mbps
	Enabled	DCD calibration IP process at po wer up mode and during user mo de (manual DCD calibration)	Data rate ≥ 4915.2 Mbps
Calibrate duty cycle durin g power up	Disabled	DCD calibration IP will not start a t power up mode, but can still be triggered during user mode if the Enable duty cycle calibration o ption is enabled	 Data rate change from 4915.2 Mbps to ≥ 4915.2 Mbps Clock network switching (T X PLL switching) and the data rat e is ≥ 4915.2 Mbps
Create optional calibra- ti on status ports	N/A	tx_cal_busy , rx_cal_busy , cal_busy_in ports exposed	tx_cal_busy should be connected to cal_busy_in port if you are usi ng more than one Reconfiguratio n Controller per side of the devic e

Note: Do not enable DCD calibration for applications running at < 4915.2 Mbps. The following table lists the data rate usage conditions and when to enable the power up and manual DCD calibration IP.


Table 10: DCD Calibration Usage

Data Rate (Mbps) Usage Conditions		DCD Calibration		
Case	From	То	Power Up	Manual

1	< 4915.2	< 4915.2	x	x
2	< 4915.2	≥ 4915.2	x	Enabled
3	≥ 4915.2	< 4915.2	Enabled	x
4	≥ 4915.2	≥ 4915.2	N/A	N/A
Example 1	6144	9830.4	Enabled	Enabled
Example 2	9830.4	6144	Enabled	x
Clock Network Switch (TX PLL Switching)				
1	< 4915.2	< 4915.2	x	х
2	< 4915.2	≥ 4915.2	х	Enabled
3	≥ 4915.2	< 4915.2	Enabled	х
4	≥ 4915.2	≥ 4915.2	Enabled	Enabled

Note: If you have channels that need to enable DCD calibration IP from both the left and right sides of the device, you must use one transceiver reconfiguration controller per side of the device. This applies to both power-up and manual DCD mode.

Figure 10: Chaining the Reconfiguration Controller



As this design example demonstrates, the Reconfiguration Controller provides an easy and efficient method to dynamically change the Arria V GX Native PHY IP's settings, including TX PLL switching, VOD setting updates, and triggering the DCD calibration process during user mode.

Document Revision History

Table 11: Document Revision History

Date	Version	Changes
December 2015	2015.12.04	Updated URLs for links in several sections.
March 2015	2015.03.04	Corrected the "Value Written" entry in step 5 of the "Using the Register-Based Reconfiguration Method to Trigger DCD C alibration" table.
April 2014	2014.04.01	Added a link to the reference design example in the "Arria V GX Dynamic Reconfiguration Design Example" section.
January 2014	2014.01.21	 Updated the "Creating a ROM that Contains the MIF for Reconfiguration" section. Updated the "Compiling the Design Example" section. Updated the "Manual Trigger for DCD Calibration IP via Register-based Reconfiguration" section.
October 2013	2013.10.11	Updated the "Using the Register-Based Reconfiguration Me thod to Reconfigure VOD Settings" table.

Date	Version	Changes
April 2013	2013.04.11	 Updated the "Using the Register-Based Reconfigura- ti on Method to Trigger DCD Calibration" table. Added a note after the "DCD Calibration Usage" table.
March 2013	2013.03.01	Initial release.

Altera Corporation: Using the Transceiver Reconfiguration Controller for Dynamic Reconfiguration in Arria V and Cyclone V Devices

Documents / Resources



ALTERA AN-676 Dynamic Reconfiguration in Arria V and Cyclone V Devices [pdf] User Guide

AN-676 Dynamic Reconfiguration in Arria V and Cyclone V Devices, AN-676, Dynamic Reconfiguration in Arria V and Cyclone V Devices, Arria V and Cyclone V Devices

Manuals+,