



ST RM0433 Reset And Clock Control User Guide

Home » ST » ST RM0433 Reset And Clock Control User Guide The set and Clock Control Us

Contents

- 1 ST RM0433 Reset And Clock
- **Control**
- **2 Product Usage Instructions**
- 3 Introduction
- 4 General-purpose I/Os
- **5 GPIO functional description**
- 6 GPIO locking mechanism
- 7 Documents / Resources
 - 7.1 References



ST RM0433 Reset And Clock Control



Specifications:

Product Name: RM0433 Reference Manual

Revision: 7

• Published: February 2020

• Pages: 3319

Manufacturer: www.st.com

Product Usage Instructions

RCC AHB4 Clock Register (RCC AHB4ENR)

This register controls various peripheral clock enables. Below are detailed explanations for each bit:

- Bit 28 BKPRAMEN: Backup RAM Clock Enable
 - Controls the clock for Backup RAM. Default is disabled after reset.
- Bit 25 HSEMEN: HSEM Peripheral Clock Enable
 - Controls the clock for HSEM peripheral. Default is disabled after reset.
- Bit 24 ADC3EN: ADC3 Peripheral Clocks Enable
 - Enables clocks for ADC3 peripheral including kernel clock selected by ADCSEL and rcc_hclk4 bus interface clock.
- Bit 21 BDMAEN: BDMA and DMAMUX2 Clock Enable
 - Enables clocks for BDMA and DMAMUX2 peripherals.
- Bit 19 CRCEN: CRC Peripheral Clock Enable
 - · Enables clock for CRC peripheral.
- Bits 10-3 GPIOKEN to GPIODEN: GPIO Peripheral Clock Enables
 - Enable clocks for GPIO peripherals K to D respectively.

Frequently Asked Questions (FAQ):

- Q: What are the default settings for the RCC AHB4 Clock Register?
 - A: By default after reset, most of the peripheral clocks are disabled except for the ADC3 peripheral clocks which are enabled.
- Q: How can I change the clock settings for a specific peripheral?
 - A: You can set or reset the corresponding bit in the RCC AHB4 Clock Register using software to enable or disable the clock for that specific peripheral.

Introduction

- This reference manual targets application developers. It provides complete information on how to use the STM32H742xx, STM32H743/53xx and STM32H750xB microcontroller memory and peripherals.
- The STM32H742, STM32H743/753 and STM32H750 are lines of microcontrollers with different memory sizes, packages and peripherals.
- For ordering information, mechanical, and electrical device characteristics refer to the corresponding

datasheets.

• For information on the Arm® Cortex®-M7 with FPU core, refer to the corresponding Arm Technical Reference Manuals.

Related documents

- Arm® Cortex®-M7 Technical Reference Manual, available from www.arm.com.
- Cortex®-M7 programming manual (PM0253).
- STM32H742xx, STM32H743xx and STM32H753xx datasheets
- STM32H750xB datasheet

RCC AHB4 Clock Register (RCC_AHB4ENR)

This register can be accessed via two different offset address.

Register Name	Address Offset	Reset Value
RCC_AHB4ENR	0x0E0	
RCC_C1_AHB4ENR	0x140	0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	BKPRAMEN	Res.	Res.	HSEMEN	ADC3EN	Res.	Res.	BDMAEN	Res.	CRCEN	Res.	Res.	Res.
			rw			rw	rw			rw		rw			
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
Res.	Res.	Res.	Res.	Res.	GPIOKEN	GPIOJEN	GPIOIEN	GPIOHEN	GPIOGEN	GPIOFEN	GPIOEEN	GPIODEN	GPIOCEN	GPIOBEN	GPIOAEN
					rw										

- Bits 31:29 Reserved, must be kept at reset value.
 - Bit 28 BKPRAMEN: Backup RAM Clock Enable
 - Set and reset by software.
 - 0: Backup RAM clock disabled (default after reset)
 - 1: Backup RAM clock enabled
- Bits 27:26 Reserved, must be kept at reset value.
 - Bit 25 HSEMEN: HSEM peripheral clock enable
 - Set and reset by software.
 - 0: HSEM peripheral clock disabled (default after reset)
 - 1: HSEM peripheral clock enabled
 - Bit 24 ADC3EN: ADC3 Peripheral Clocks Enable
 - · Set and reset by software.
 - 0: ADC3 peripheral clocks disabled (default after reset)
 - 1: ADC3 peripheral clocks enabled

- The peripheral clocks of the ADC3 are: the kernel clock selected by ADCSEL and provided to adc_ker_ck_input, and the rcc_hclk4 bus interface clock.
- Bits 23:22 Reserved, must be kept at reset value.
 - Bit 21 BDMAEN: BDMA and DMAMUX2 Clock Enable
 - Set and reset by software.
 - 0: BDMA and DMAMUX2 clock disabled (default after reset)
 - 1: BDMA and DMAMUX2 clock enabled
 - Bit 20 Reserved, must be kept at reset value.
 - Bit 19 CRCEN: CRC peripheral clock enable
 - Set and reset by software.
 - 0: CRC peripheral clock disabled (default after reset)
 - 1: CRC peripheral clock enabled
- Bits 18:11 Reserved, must be kept at reset value.
 - Bit 10 GPIOKEN: GPIOK peripheral clock enable
 - Set and reset by software.
 - 0: GPIOK peripheral clock disabled (default after reset)
 - 1: GPIOK peripheral clock enabled
 - Bit 9 GPIOJEN: GPIOJ peripheral clock enable
 - Set and reset by software.
 - 0: GPIOJ peripheral clock disabled (default after reset)
 - 1: GPIOJ peripheral clock enabled
 - Bit 8 GPIOIEN: GPIOI peripheral clock enable
 - Set and reset by software.
 - 0: GPIOI peripheral clock disabled (default after reset)
 - 1: GPIOI peripheral clock enabled
 - Bit 7 GPIOHEN: GPIOH peripheral clock enable
 - Set and reset by software.
 - 0: GPIOH peripheral clock disabled (default after reset)
 - 1: GPIOH peripheral clock enabled
 - Bit 6 GPIOGEN: GPIOG peripheral clock enable
 - Set and reset by software.
 - 0: GPIOG peripheral clock disabled (default after reset)
 - 1: GPIOG peripheral clock enabled
 - Bit 5 GPIOFEN: GPIOF peripheral clock enable
 - Set and reset by software.
 - 0: GPIOF peripheral clock disabled (default after reset)
 - 1: GPIOF peripheral clock enabled
 - Bit 4 GPIOEEN: GPIOE peripheral clock enable
 - Set and reset by software.
 - 0: GPIOE peripheral clock disabled (default after reset)
 - 1: GPIOE peripheral clock enabled
 - Bit 3 GPIODEN: GPIOD peripheral clock enable
 - Set and reset by software.

- 0: GPIOD peripheral clock disabled (default after reset)
- 1: GPIOD peripheral clock enabled
- Bit 2 GPIOCEN: GPIOC peripheral clock enable
 - · Set and reset by software.
 - 0: GPIOC peripheral clock disabled (default after reset)
 - 1: GPIOC peripheral clock enabled
- Bit 1 GPIOBEN: GPIOB peripheral clock enable
 - Set and reset by software.
 - 0: GPIOB peripheral clock disabled (default after reset)
 - 1: GPIOB peripheral clock enabled
- Bit 0 GPIOAEN: GPIOA peripheral clock enable
 - Set and reset by software.
 - 0: GPIOA peripheral clock disabled (default after reset)
 - 1: GPIOA peripheral clock enabled

General-purpose I/Os

Introduction

Each general-purpose I/O port has four 32-bit configuration registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR and GPIOx_PUPDR), two 32-bit data registers (GPIOx_IDR and GPIOx_ODR) and a 32-bit set/reset register (GPIOx_BSRR). In addition all GPIOs have a 32-bit locking register (GPIOx_LCKR) and two 32-bit alternate function selection registers (GPIOx_AFRH and GPIOx_AFRL).

GPIO main features

- Output states: push-pull or open drain + pull-up/down
- Output data from output data register (GPIOx ODR) or peripheral (alternate function output)
- Speed selection for each I/O
- Input states: floating, pull-up/down, analog
- Input data to input data register (GPIOx IDR) or peripheral (alternate function input)
- Bit set and reset register (GPIOx BSRR) for bitwise write access to GPIOx ODR
- Locking mechanism (GPIOx_LCKR) provided to freeze the I/O port configurations
- · Analog function
- · Alternate function selection registers
- · Fast toggle capable of changing every two clock cycles
- Highly flexible pin multiplexing allows the use of I/O pins as GPIOs or as one of several peripheral functions

GPIO functional description

Subject to the specific hardware characteristics of each I/O port listed in the datasheet, each port bit of the general-purpose I/O (GPIO) ports can be individually configured by software in several modes:

- · Input floating
- Input pull-up
- Input-pull-down

- Analog
- · Output open-drain with pull-up or pull-down capability
- Output push-pull with pull-up or pull-down capability
- · Alternate function push-pull with pull-up or pull-down capability
- Alternate function open-drain with pull-up or pull-down capability

Each I/O port bit is freely programmable, however the I/O port registers have to be accessed as 32-bit words, half-words or bytes. The purpose of the GPIOx_BSRR register is to allow atomic read/modify accesses to any of the GPIOx_ODR registers. In this way, there is no risk of an IRQ occurring between the read and the modify access. Figure 70 and Figure 71 show the basic structures of a standard and a 5-Volt tolerant I/O port bit, respectively. Table 92 gives the possible port bit configurations.




Figure 71. Basic structure of a 5-Volt tolerant I/O port bit Analog To on-chip peripheral Alternate function input on/off register Read V_{DD_FT} (1) V_{DD} Input data TTL Schmitt Protection set/reset registers triager on/off diode _Input driver I/O pin Write data register Output driver V_{DD} on/off Protection Bit diode P-MOS Output Output control Read/write N-MOS V_{SS} From on-chip Push-pull, Alternate function output peripheral open-drain or disabled ai15939b

VDD FT is a potential specific to five-volt tolerant I/Os and different from VDD.

MODE(i) [1:0]	OTYPER(i)	OSPE 0]	ED(i) [1:	PUPD(i)	[1:0]	I/O configuration	on
	0			0	0	GP output	PP
	0			0	1	GP output	PP + PU
	0			1	0	GP output	PP + PD
	0			1	1	Reserved	
	1			0	0	GP output	OD
	1	SPEE	O [1:0]	0	1	GP output	OD + PU
01	1		1	1	0	GP output	OD + PD
	1			1	1	Reserved (GP o	output OD)
	0			0	0	AF	PP
	0			0	1	AF	PP + PU
	0			1	0	AF	PP + PD
	0			1	1	Reserved	
	1			0	0	AF	OD
	1			0	1	AF	OD + PU
10	1	SPEEI	D [1:0]	1	0	AF	OD + PD
	1			1	1	Reserved	
	х	х	х	0	0	Input	Floating
	х	х	х	0	1	Input	PU
00	х	х	х	1	0	Input	PD
	х	х	х	1	1	Reserved (input	floating)
	х	х	х	0	0	Input/output	Analog
	х	х	х	0	1		'
11	х	х	х	1	0	Reserved	
	х	х	х	1	1		

GP = general-purpose, PP = push-pull, PU = pull-up, PD = pull-down, OD = open-drain, AF = alternate function

General-purpose I/O (GPIO)

During and just after reset, the alternate functions are not active and most of the I/O ports are configured in analog mode.

The debug pins are in AF pull-up/pull-down after reset:

• PA15: JTDI in pull-up

- PA14: JTCK/SWCLK in pull-down
- PA13: JTMS/SWDAT in pull-up
- PB4: NJTRST in pull-up
- · PB3: JTDO in floating state

When the pin is configured as output, the value written to the output data register (GPIOx_ODR) is output on the I/O pin. It is possible to use the output driver in push-pull mode or open-drain mode (only the low level is driven, high level is HI-Z).

The input data register (GPIOx_IDR) captures the data present on the I/O pin at every AHB clock cycle. All GPIO pins have weak internal pull-up and pull-down resistors, which can be activated or not depending on the value in the GPIOx_PUPDR register.

I/O pin alternate function multiplexer and mapping

The device I/O pins are connected to on-board peripherals/modules through a multiplexer that allows only one peripheral alternate function (AF) connected to an I/O pin at a time. In this way, there can be no conflict between peripherals available on the same I/O pin. Each I/O pin has a multiplexer with up to sixteen alternate function inputs (AF0 to AF15) that can be configured through the GPIOx_AFRL (for pin 0 to 7) and GPIOx_AFRH (for pin 8 to 15) registers:

- After reset the multiplexer selection is alternate function 0 (AF0). The I/Os are configured in alternate function mode through GPIOx_MODER register.
- The specific alternate function assignments for each pin are detailed in the device datasheet.
- Cortex-M7 with FPU EVENTOUT is mapped on AF15
 In addition to this flexible I/O multiplexing architecture, each peripheral has alternate functions mapped onto different I/O pins to optimize the number of peripherals available in smaller packages.
 - To use an I/O in a given configuration, the user has to proceed as follows:
- Debug function: after each device reset these pins are assigned as alternate function pins immediately usable
 by the debugger host
- System function: MCOx pins have to be configured in alternate function mode.
- GPIO: configure the desired I/O as output, input or analog in the GPIOx MODER register.
- · Peripheral alternate function:
 - Connect the I/O to the desired AFx in one of the GPIOx AFRL or GPIOx AFRH register.
 - Select the type, pull-up/pull-down and output speed via the GPIOx_OTYPER, GPIOx_PUPDR and GPIOx_OSPEEDER registers, respectively.
 - Configure the desired I/O as an alternate function in the GPIOx_MODER register.
- · Additional functions:
 - For the ADC and DAC, configure the desired I/O in analog mode in the GPIOx_MODER register and configure the required function in the ADC and DAC registers.
 - As indicated above, for the additional functions (such as DAC or OPAMP), the output is controlled by the corresponding peripheral. Care must be taken to select the I/O port analog function before enabling the additional function output in the peripheral control register.
 - For the additional functions like RTC_OUT, RTC_TS, RTC_TAMPx, WKUPx and oscillators, configure the
 required function in the related RTC, PWR and RCCregisters. These functions have priority over the
 configuration in the standard GPIO registers. For details about I/O control by the RTC, refer to Section
 46.3: RTC functional description on page 1924.

EVENTOUT

Configure the I/O pin used to output the core EVENTOUT signal by connecting it to AF15.
 Refer to the "Alternate function mapping" table in the device datasheet for the detailed mapping of the alternate function I/O pins

I/O port control registers

Each of the GPIO ports has four 32-bit memory-mapped control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR) to configure up to 16 I/Os. The GPIOx_MODER register is used to select the I/O mode (input, output, AF, analog). The GPIOx_OTYPER and GPIOx_OSPEEDR registers are used to select the output type (push-pull or open-drain) and speed. The GPIOx_PUPDR register is used to select the pull-up/pull-down whatever the I/O direction.

I/O port data registers

- Each GPIO has two 16-bit memory-mapped data registers: input and output data registers (GPIOx_IDR and GPIOx_ODR). GPIOx_ODR stores the data to be output, it is read/write accessible. The data input through the I/O are stored into the input data register (GPIOx_IDR), a read-only register.
- See Section 11.4.5: GPIO port input data register (GPIOx_IDR) (x = A to K) and
- Section 11.4.6: GPIO port output data register (GPIOx_ODR) (x = A to K) for the register descriptions.

I/O data bitwise handling

- The bit set reset register (GPIOx_BSRR) is a 32-bit register which allows the application to set and reset each individual bit in the output data register (GPIOx_ODR). The bit set reset register has twice the size of GPIOx_ODR.
- To each bit in GPIOx_ODR, correspond two control bits in GPIOx_BSRR: BS(i) and BR(i). When written to 1, bit BS(i) sets the corresponding ODR(i) bit. When written to 1, bit BR(i) resets the ODR(i) corresponding bit.
- Writing any bit to 0 in GPIOx_BSRR does not have any effect on the corresponding bit in GPIOx_ODR. If there is an attempt to both set and reset a bit in GPIOx_BSRR, the set action takes priority.
- Using the GPIOx_BSRR register to change the values of individual bits in GPIOx_ODR is a "one-shot" effect
 that does not lock the GPIOx_ODR bits. The GPIOx_ODR bits can always be accessed directly. The
 GPIOx_BSRR register provides a way of performing atomic bitwise handling.
- There is no need for the software to disable interrupts when programming the GPIOx_ODR at bit level: it is possible to modify one or more bits in a single atomic AHB write access.

GPIO locking mechanism

- It is possible to freeze the GPIO control registers by applying a specific write sequence to the GPIOx_LCKR register. The frozen registers are GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.
- To write the GPIOx_LCKR register, a specific write / read sequence has to be applied. When the right LOCK sequence is applied to bit 16 in this register, the value of LCKR[15:0] is used to lock the configuration of the I/Os (during the write sequence the LCKR[15:0] value must be the same). When the LOCK sequence has been applied to a port bit, the value of the port bit can no longer be modified until the next MCU reset or peripheral reset. Each

- GPIOx_LCKR bit freezes the corresponding bit in the control registers (GPIOx_MODER, GPIOx_OTYPER, GPIOx_OSPEEDR, GPIOx_PUPDR, GPIOx_AFRL and GPIOx_AFRH.
- The LOCK sequence (refer to Section 11.4.8: GPIO port configuration lock register
 (GPIOx_LCKR) (x = A to K)) can only be performed using a word (32-bit long) access to the GPIOx_LCKR register due to the fact that GPIOx_LCKR bit 16 has to be set at the same time as the [15:0] bits.
- For more details refer to LCKR register description in Section 11.4.8: GPIO port configuration lock register (GPIOx_LCKR) (x = A to K).

I/O alternate function input/output

- Two registers are provided to select one of the alternate function inputs/outputs available for each I/O. With these registers, the user can connect an alternate function to some other pin as required by the application.
- This means that a number of possible peripheral functions are multiplexed on each GPIO using the GPIOx_AFRL and GPIOx_AFRH alternate function registers. The application can thus select any one of the possible functions for each I/O. The AF selection signal being common to the alternate function input and alternate function output, a single channel is selected for the alternate function input/output of a given I/O.
- To know which functions are multiplexed on each GPIO pin refer to the device datasheet.

External interrupt/wakeup lines


- All ports have external interrupt capability. To use external interrupt lines, the port must be configured in input mode.
- Refer to Section 20: Extended interrupt and event controller (EXTI) and to Section 20.3: EXTI functional description.

Input configuration

When the I/O port is programmed as input:

- · The output buffer is disabled
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register provides the I/O state
 Figure 72 shows the input configuration of the I/O port bit.

Figure 72. Input floating/pull up/pull down configurations




Output configuration

When the I/O port is programmed as output:

- The output buffer is enabled:
 - Open drain mode: A "0" in the Output register activates the N-MOS whereas a "1" in the Output register leaves the port in Hi-Z (the P-MOS is never activated)
 - Push-pull mode: A "0" in the Output register activates the N-MOS whereas a "1" in the Output register activates the P-MOS
- The Schmitt trigger input is activated
- The pull-up and pull-down resistors are activated depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state
- A read access to the output data register gets the last written value
 Figure 73 shows the output configuration of the I/O port bit.

Figure 73. Output configuration



I/O compensation cell

This cell is used to control the I/O commutation slew rate (tfall / trise) to reduce the I/O noise on power supply.

The cell is split into two blocks:

- The first block provides an optimal code for the current PVT. The code stored in this block can be read when the READY flag of the SYSCFG_CCSR is set.
- The second block controls the I/O slew rate. The user selects the code to be applied and programs it by software.


The I/O compensation cell features 2 voltage ranges: 1.62 to 2.0 V and 2.7 to 3.6 V.

Alternate function configuration

When the I/O port is programmed as alternate function:

- The output buffer can be configured in open-drain or push-pull mode
- The output buffer is driven by the signals coming from the peripheral (transmitter enable and data)
- · The Schmitt trigger input is activated
- The weak pull-up and pull-down resistors are activated or not depending on the value in the GPIOx_PUPDR register
- The data present on the I/O pin are sampled into the input data register every AHB clock cycle
- A read access to the input data register gets the I/O state
 Figure 74 shows the Alternate function configuration of the I/O port bit.


Figure 74. Alternate function configuration



Analog configuration

When the I/O port is programmed as analog configuration:

- · The output buffer is disabled
- The Schmitt trigger input is deactivated, providing zero consumption for every analog value of the I/O pin. The output of the Schmitt trigger is forced to a constant value (0).
- The weak pull-up and pull-down resistors are disabled by hardware
- Read access to the input data register gets the value "0"
 Figure 75 shows the high-impedance, analog-input configuration of the I/O port bits.



Some pins/balls are directly connected to PA0_C, PA1_C, PC2_C and PC3_C ADC analog inputs (see Figure 76): there is a direct path between Pxy_C and Pxy pins/balls, through an analog switch (refer to Section 12.3.1:

SYSCFG peripheral mode configuration register (SYSCFG_PMCR) for details on how to configure analog switches).

2 2 To ADC The switch default MODERy [1:0] in GPIOx_MODER state depends on (reset state: open) PxySO bit Reset value in SYSCFG PMCR To ADC Alternate Function Input To on-chip peripherals VDD or register VDD VDD_F On/off Read Input data Pull-up Schmitt Trigger On/off Input Drive **GPIO** PA1 PAO Pull-down VDD On/of register Write OUTPUT Output data CONTROL VSS VSS Read / Write VSS Push -Pull Output Drive Open Drain Alternate Function Output From on-chip peripherals Disabled Analog From analog peripherals MSv41921V3

Figure 76. Analog inputs connected to ADC inputs

VDD_FT is a potential specific to 5V tolerant I/Os. It is distinct from VDD.

Using the HSE or LSE oscillator pins as GPIOs

- When the HSE or LSE oscillator is switched OFF (default state after reset), the related oscillator pins can be used as normal GPIOs.
- When the HSE or LSE oscillator is switched ON (by setting the HSEON or LSEON bit in the RCC_CSR register) the oscillator takes control of its associated pins and the GPIO configuration of these pins has no effect.
- When the oscillator is configured in a user external clock mode, only the OSC_IN or OSC32_IN pin is reserved
 for clock input and the OSC_OUT or OSC32_OUT pin can still be used as normal GPIO.

Using the GPIO pins in the backup supply domain

The PC13/PC14/PC15/PI8 GPIO functionality is lost when the core supply domain is powered off (when the device enters Standby mode). In this case, if their GPIO configuration is not bypassed by the RTC configuration, these pins are set in an analog input mode.

GPIO registers

This section gives a detailed description of the GPIO registers.

For a summary of register bits, register address offsets and reset values, refer to Table 93. The peripheral registers can be written in word, half word or byte mode.

GPIO port mode register (GPIOx_MODER)

(x = A to K)

Address offset:0x00

Reset value: 0xABFF FFFF for port A Reset value: 0xFFFF FEBF for port B Reset value: 0xFFFF FFFF for other

ports

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
MODE	R15[1:0]	MODE	R14[1:0]	MODER	R13[1:0]	MODER	R12[1:0]	MODER	R11[1:0]	MODER	R10[1:0]	MODE	R9[1:0]	MODE	R8[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
MODE	R7[1:0]	MODE	R6[1:0]	MODE	R5[1:0]	MODE	R4[1:0]	MODE	R3[1:0]	MODE	R2[1:0]	MODE	R1[1:0]	MODE	R0[1:0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 MODER[15:0][1:0]: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O mode.

• 00: Input mode

• 01: General purpose output mode

• 10: Alternate function mode

• 11: Analog mode (reset state)

GPIO port output type register (GPIOx_OTYPER)

(x = A to K)

Address offset: 0x04 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 OT15		13 OT13	12 OT12	11 OT11	10 OT10	9 OT9	8 OT8	7 OT7	6 OT6	5 OT5	4 OT4	3 OT3	2 OT2	1 OT1	0 OT0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 OT[15:0]: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O output type.

0: Output push-pull (reset state)

1: Output open-drain

GPIO port output speed register (GPIOx_OSPEEDR)

(x = A to K)

• Address offset: 0x08

Reset value: 0x0C00 0000 (for port A)Reset value: 0x0000 00C0 (for port B)

• Reset value: 0x0000 0000 (for other ports)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	EDR15 :0]		EDR14 :0]		EDR13 :0]	OSPEI [1:	EDR12 :0]		EDR11 :0]		EDR10 :0]		EDR9 :0]		EDR8 :0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	EDR7 :0]		EDR6 :0]	OSPE [1	EDR5 :0]		EDR4 :0]		EDR3 :0]		EDR2 :0]		EDR1 :0]		EDR0 :0]
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:0 OSPEEDR[15:0][1:0]: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O output speed.

• 00: Low speed

• 01: Medium speed

• 10: High speed

• 11: Very high speed

Note: Refer to the product datasheets for the values of OSPEEDRy bits versus VDD range and external load.

GPIO port pull-up/pull-down register (GPIOx_PUPDR)

(x = A to K)

• Address offset: 0x0C

Reset value: 0x6400 0000 (for port A)
Reset value: 0x0000 0100 (for port B)
Reset value: 0x0000 0000 (for other ports)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
PUPDF	R15[1:0]	PUPDF	R14[1:0]	PUPDF	R13[1:0]	PUPDF	R12[1:0]	PUPDF	R11[1:0]	PUPDF	R10[1:0]	PUPDI	R9[1:0]	PUPDI	R8[1:0]
rw	rw	rw	rw	rw	rw										
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PUPDI	R7[1:0]	PUPDI	R6[1:0]	PUPDI	R5[1:0]	PUPDI	R4[1:0]	PUPDI	R3[1:0]	PUPDI	R2[1:0]	PUPDI	R1[1:0]	PUPDI	R0[1:0]
rw	rw	rw	гw	rw	rw	rw	rw								

Bits 31:0 PUPDR[15:0][1:0]: Port x configuration I/O pin y (y = 15 to 0)

These bits are written by software to configure the I/O pull-up or pull-down

• 00: No pull-up, pull-down

• 01: Pull-up

• 10: Pull-down

• 11: Reserved

GPIO port input data register (GPIOx_IDR)

(x = A to K)

Address offset: 0x10

Reset value: 0x0000 XXXX

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 IDR15			12 IDR12	11 IDR11	10 IDR10	9 IDR9	8 IDR8	7 IDR7	6 IDR6	5 IDR5	4 IDR4	3 IDR3	2 IDR2	1 IDR1	0 IDR0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 IDR[15:0]: Port x input data I/O pin y (y = 15 to 0)

These bits are read-only. They contain the input value of the corresponding I/O port.

GPIO port output data register (GPIOx_ODR)

(x = A to K)

Address offset: 0x14 Reset value: 0x0000 0000.

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 ODR15			12 ODR12	11 ODR11	10 ODR10		8 ODR8	7 ODR7	6 ODR6	5 ODR5	4 ODR4	3 ODR3	2 ODR2	1 ODR1	0 ODR0

Bits 31:16 Reserved, must be kept at reset value.

Bits 15:0 ODR[15:0]: Port output data I/O pin y (y = 15 to 0)

These bits can be read and written by software.

Note: For atomic bit set/reset, the ODR bits can be individually set and/or reset by writing to the GPIOx_BSRR register (x = A..F).

GPIO port bit set/reset register (GPIOx_BSRR)

(x = A to K)

Address offset: 0x18 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
BR15	BR14	BR13	BR12	BR11	BR10	BR9	BR8	BR7	BR6	BR5	BR4	BR3	BR2	BR1	BR0
w	w	w	w	w	w	w	w	w	w	w	w	w	w	w	w
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 BS15	14 BS14	13 BS13	12 BS12	11 BS11	10 BS10	9 BS9	8 BS8	7 BS7	6 BS6	5 BS5	4 BS4	3 BS3	2 BS2	1 BS1	0 BS0

- Bits 31:16 BR[15:0]: Port x reset I/O pin y (y = 15 to 0)
 - These bits are write-only. A read to these bits returns the value 0x0000.
 - 0: No action on the corresponding ODRx bit
 - 1: Resets the corresponding ODRx bit

Note: If both BSx and BRx are set, BSx has priority.

- Bits 15:0 BS[15:0]: Port x set I/O pin y (y = 15 to 0)
 - These bits are write-only. A read to these bits returns the value 0x0000.
 - 0: No action on the corresponding ODRx bit

GPIO port configuration lock register (GPIOx_LCKR)

(x = A to K)

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	Res.	LCKK
															rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
15 LCK15			12 LCK12	11 LCK11			8 LCK8	7 LCK7	6 LCK6	5 LCK5	4 LCK4	3 LCK3	2 LCK2	1 LCK1	0 LCK0

• This register is used to lock the configuration of the port bits when a correct write sequence is applied to bit 16 (LCKK). The value of bits [15:0] is used to lock the configuration of the GPIO. During the write sequence, the value of LCKR[15:0] must not change. When the LOCK sequence has been applied on a port bit, the value of this port bit can no longer be modified until the next MCU reset or peripheral reset.

Note: A specific write sequence is used to write to the GPIOx_LCKR register. Only word access (32-bit long) is allowed during this locking sequence.

• Each lock bit freezes a specific configuration register (control and alternate function registers).

• Address offset: 0x1C

• Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16
	AFR	7[3:0]			AFR	[3:0]			AFR!	5[3:0]			AFR	4[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
	AFR:	3[3:0]			AFR2	2[3:0]			AFR'	1[3:0]			AFR	0[3:0]	
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw

Bits 31:17 Reserved, must be kept at reset value.

Bit 16 LCKK: Lock key

This bit can be read any time. It can only be modified using the lock key write sequence.

0: Port configuration lock key not active

1: Port configuration lock key active. The GPIOx_LCKR register is locked until the next MCU reset or peripheral reset.

LOCK key write sequence:

WR LCKR[16] = '1' + LCKR[15:0] WR LCKR[16] = '0' + LCKR[15:0] WR LCKR[16] = '1' + LCKR[15:0] RD LCKR RD LCKR[16] = '1' (this read operation is optional but it confirms that the lock is active)

Note: During the LOCK key write sequence, the value of LCK[15:0] must not change.

Any error in the lock sequence aborts the lock.

After the first lock sequence on any bit of the port, any read access on the LCKK bit returns '1' until the next MCU reset or peripheral reset.

Bits 15:0 LCK[15:0]: Port x lock I/O pin y (y = 15 to 0)

These bits are read/write but can only be written when the LCKK bit is '0.

• 0: Port configuration not locked

• 1: Port configuration locked

GPIO alternate function low register (GPIOx_AFRL)

(x = A to K)

Address offset: 0x20 Reset value: 0x0000 0000

31	30	29	28	27	26	25	24	23	22	21	20	19	18	17	16	
	AFR1	5[3:0]			AFR1	4[3:0]			AFR1	3[3:0]		AFR12[3:0]				
rw	rw	rw	rw	rw	rw	ГW	rw	rw	rw	rw	rw	rw	rw	rw	rw	
15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0	
	AFR1	1[3:0]			AFR1	0[3:0]			AFR!	9[3:0]		AFR8[3:0]				
rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	rw	

Bits 31:0 AFR[7:0][3:0]: Alternate function selection for port x I/O pin y (y = 7 to 0)

These bits are written by software to configure alternate function I/Os.

• 0000: AF0

• 0001: AF1

• 0010: AF2

• 0011: AF3

• 0100: AF4

• 0101: AF5

• 0110: AF6

• 0111: AF7

• 1000: AF8

• 1001: AF9

• 1010: AF10

• 1011: AF11

• 1100: AF12

• 1101: AF13

• 1110: AF14

• 1111: AF15

GPIO alternate function high register (GPIOx_AFRH)

(x = A to J)

Address offset: 0x24 Reset value: 0x0000 0000

Bits 31:0 AFR[15:8][3:0]: Alternate function selection for port x I/O pin y (y = 15 to 8)

These bits are written by software to configure alternate function I/Os.

• 0000: AF0

• 0001: AF1

• 0010: AF2

• 0011: AF3

• 0100: AF4

• 0101: AF5

• 0110: AF6

• 0111: AF7

• 1000: AF8

• 1001: AF9

• 1010: AF10

• 1011: AF11

• 1100: AF12

• 1101: AF13

• 1110: AF14

• 1111: AF15

GPIO register map

The following table gives the GPIO register map and reset values.

0x0	0x08		08	0xt	08	0x	08	0xt	04	0x00		0xt	00	0x0	Off set	
R e s e t v al u e	GPIO A_PU PDR	R e s e t v al u e	GPIOx_ OSPEE DR (where x = CK	R e s e t v al u e	GPIOB_ OSPEE DR	R e s e t v al u e	GPIOA_ OSPEE DR	R e s et v al u e	G PI Ox _O TY PE R (w he re X = A t o K)	R e s et v al u e	GPIOx _MOD ER (where x = C K)	R e s et v al u e	GPIOB _MOD ER	R e s et v al u e	GPIOA _MOD ER	Re gis ter na me
0	PUPD	0	OSPEE	0	OSPEE	0	OSPEE		Re s.	1	MODE	1	MODE	1	MODE	31
1	R15[1: 0]	0	DR15[1: 0]	0	DR15[1: 0]	0	DR15[1: 0]		Re s.	1	R15[1: 0]	1	R15[1: 0]	0	R15[1: 0]	30
1	PUPD R14[1:	0	OSPEE DR14[1:	0	OSPEE DR14[1:	0	OSPEE DR14[1:		Re s.	1	MODE R14[1:	1	MODE R14[1:	1	MODE R14[1:	29
0	0]	0	0]	0	0]	0	0]		Re s.	1	0]	1	0]	0	0]	28
0	PUPD R13[1:	0	OSPEE DR13[1:	0	OSPEE DR13[1:	1	OSPEE DR13[1:		Re s.	1	MODE R13[1:	1	MODE R13[1:	1	MODE R13[1:	27

0 PR 0 0 PR 0 0 PR 0 0 PR 0 PR 0 PR 0 P	PUPD R11[1: - 0] PUPD R10[1: -	0 0 0 0	OSPEE DR12[1: 0] OSPEE DR11[1: 0] OSPEE DR10[1: 0]	0 0 0 0	OSPEE DR12[1: 0] OSPEE DR11[1: 0] OSPEE	0 0 0	OSPEE DR12[1: 0] OSPEE DR11[1: 0]		Re s. Re s. Re s.	1 1	MODE R12[1: 0]	1	MODE R12[1: 0]	1	MODE R12[1: 0]	25
0 PR 0 PR 0 0	PUPD R11[1: D] PUPD R10[1: D]	0 0	OSPEE DR11[1: 0] OSPEE DR10[1:	0 0	0] OSPEE DR11[1: 0]	0	0] OSPEE DR11[1:		s. Re			1	_	1		24
0 PR 0 0	R11[1:	0	DR11[1: 0] OSPEE DR10[1:	0	DR11[1: 0]		DR11[1:			1					1	1
0 P P O	PUPD R10[1: D]	0	0] OSPEE DR10[1:	0	0]	0	_				MODE R11[1:	1	MODE R11[1:	1	MODE R11[1:	23
0 PR	R10[1: 0]		DR10[1:		OSPEE				Re s.	1	0]	1	0]	1	0]	22
0 0	D] PUPD	0			DR10[1:	0	OSPEE DR10[1:		Re s.	1	MODE R10[1:	1	MODE R10[1:	1	MODE R10[1:	21
0 P				0	0]	0	0]		Re s.	1	0]	1	0]	1	0]	20
— Р		0	OSPEE DR9[1:0	0	OSPEE DR9[1:0	0	OSPEE DR9[1:0		Re s.	1	MODE	1	MODE	1	MODE	19
0]		0]	0]	0]		Re s.	1	R9[1:0]	1	R9[1:0]	1	R9[1:0]	18
	PUPD R8[1:0	0	OSPEE DR8[1:0	0	OSPEE DR8[1:0	0	OSPEE DR8[1:0		Re s.	1	MODE	1	MODE	1	MODE	17
0]	- 1	0]	0]	0]		Re s.	1	R8[1:0]	1	R8[1:0]	1	R8[1:0]	16
	PUPD R7[1:0 -	0	OSPEE DR7[1:0	0	OSPEE DR7[1:0	0	OSPEE DR7[1:0	0	OT 15	1	MODE	1	MODE	1	MODE	15
0]		0]	0]	0]	0	OT 14	1	R7[1:0]	1	R7[1:0]	1	R7[1:0]	14
	PUPD R6[1:0	0	OSPEE DR6[1:0	0	OSPEE DR6[1:0	0	OSPEE DR6[1:0	0	OT 13	1	MODE	1	MODE	1	MODE	13
0]		0]	0]	0]	0	OT 12	1	R6[1:0]	1	R6[1:0]	1	R6[1:0]	12
	PUPD R5[1:0 -	0	OSPEE DR5[1:0	0	OSPEE DR5[1:0	0	OSPEE DR5[1:0	0	OT 11	1	MODE	1	MODE	1	MODE	11
0]		0]	0]	0]	0	OT 10	1	R5[1:0]	1	R5[1:0]	1	R5[1:0]	10
	PUPD R4[1:0 -	0	OSPEE DR4[1:0	0	OSPEE DR4[1:0	0	OSPEE DR4[1:0	0	OT 9	1	MODE	1	MODE	1	MODE	9
0 1		0]	0]	0]	0	OT 8	1	R4[1:0]	0	R4[1:0]	1	R4[1:0]	8
0 P	PUPD	0	OSPEE	1	OSPEE	0	OSPEE	0	OT 7	1	MODE	1	MODE	1	MODE	7
0 R	R3[1:0 	0	DR3[1:0	1	DR3[1:0	0	DR3[1:0	0	OT 6	1	R3[1:0]	0	R3[1:0]	1	R3[1:0]	6

0	PUPD R2[1:0	0	OSPEE DR2[1:0	0	OSPEE DR2[1:0	0	OSPEE DR2[1:0	0	OT 5	1	MODE	1	MODE	1	MODE	5
0]	0]	0]	0]	0	OT 4	1	R2[1:0]	1	R2[1:0]	1	R2[1:0]	4
0	PUPD R1[1:0	0	OSPEE DR1[1:0	0	OSPEE DR1[1:0	0	OSPEE DR1[1:0	0	OT 3	1	MODE	1	MODE	1	MODE	3
0]	0]	0]	0]	0	OT 2	1	R[1:0] 1	1	R1[1:0]	1	R1[1:0]	2
0	PUPD R0[1:0	0	OSPEE DR0[1:0	0	OSPEE DR0[1:0	0	OSPEE DR0[1:0	0	OT 1	1	MODE	1	MODE	1	MODE	1
0]	0]	0]	0]	0	OT 0	1	R0[1:0]	1	R0[1:0]	1	R0[1:0]	0

0x24	1	0x20)	0x10	0	0x18		0x14		0x10)	0x00	0	0x00	Offs et	
Re set val ue	GP IO X_AF RH (w her e x = A t o	Re set val ue	GP IO x_AF RL (w her e x = A t o	Re set val ue	GPI Ox _L CK R (wh ere x = A t o K	Re set val ue	GP IOx _B SR R (wh ere x = AI /J/ K)	Re set val ue	GPI Ox_ OD R (wh ere x = A to K)	Re set val ue	GP IOx _ID R (wh ere x = AI /J/K)	Re set val ue	GPIOx_P UPDR (where x = CK)	Re set val ue	GPIOB_P UPDR	Regi ster nam e
0		0			Res	0	BR 15		Res.		Re s.	0	PUPDR15	0	PUPDR15	31
0	AF R1	0	AF R7[Res	0	BR 14		Res.		Re s.	0	[1:0]	0	[1:0]	30
0	5[3 :0]	0	3:0		Res	0	BR 13		Res.		Re s.	0	PUPDR14	0	PUPDR14	29
0		0			Res	0	BR 12		Res.		Re s.	0	[1:0]	0	[1:0]	28
0		0			Res	0	BR 11		Res.		Re s.	0	PUPDR13	0	PUPDR13	27
0	AF	0	AF		Res	0	BR 10		Res.		Re s.	0	[1:0]	0	[1:0]	26
0	R1 4[3 :0]	0	R6[3:0]		Res	0	BR 9		Res.		Re s.	0	PUPDR12	0	PUPDR12	25

0		0			Res	0	BR 8		Res.		Re s.	0	[1:0]	0	[1:0]	24
0		0			Res	0	BR 7		Res.		Re s.	0	PUPDR11	0	PUPDR11	23
0	AF R1	0	AF R5[Res	0	BR 6		Res.		Re s.	0	[1:0]	0	[1:0]	22
0	3[3 :0]	0	3:0		Res	0	BR 5		Res.		Re s.	0	PUPDR10	0	PUPDR10	21
0	-	0			Res	0	BR 4		Res.		Re s.	0	[1:0]	0	[1:0]	20
)		0			Res	0	BR 3		Res.		Re s.	0	PUPDR9[0	PUPDR9[19
0	AF R1	0	AF R4[Res	0	BR 2		Res.		Re s.	0	1:0]	0	1:0]	18
)	2[3 :0]	0	3:0		Res	0	BR 1		Res.		Re s.	0	PUPDR8[0	PUPDR8[17
)	-	0		0	LC KK	0	BR 0		Res.		Re s.	0	1:0]	0	1:0]	16
0		0		0	LC K15	0	BS 15	0	OD R15	x	ID R1 5	0	PUPDR7[0	PUPDR7[15
)	AF R1	0	AF R3[0	LC K14	0	BS 14	0	OD R14	x	ID R1 4	0	1:0]	0	1:0]	14
)	1[3 :0]	0	3:0	0	LC K13	0	BS 13	0	OD R13	х	ID R1 3	0	PUPDR6[0	PUPDR6[13
)	-	0	-	0	LC K12	0	BS 12	0	OD R12	х	ID R1 2	0	1:0]	0	1:0]	12
)		0		0	LC K11	0	BS 11	0	OD R11	х	ID R1 1	0	PUPDR5[0	PUPDR5[11
)	AF R1 0[3	0	AF R2[3:0	0	LC K10	0	BS 10	0	OD R10	х	ID R1 0	0	1:0]	0	1:0]	10
0	:0]	0]	0	LC K9	0	BS 9	0	OD R9	х	ID R9	0	PUPDR4[0	PUPDR4[9
)	-	0		0	LC K8	0	BS 8	0	OD R8	х	ID R8	0	1:0]	1	1:0]	8
)		0		0	LC K7	0	BS 7	0	OD R7	х	ID R7	0		0		7
)	AF R9[0	AF R1[0	LC K6	0	BS 6	0	OD R6	х	ID R6	0	PUPDR3[1:0]	0	PUPDR3[1:0]	6

0	3:0	0	3:0	0	LC K5	0	BS 5	0	OD R5	х	ID R5	0	PUPDR2[0	PUPDR2[5
0		0		0	LC K4	0	BS 4	0	OD R4	x	ID R4	0	1:0]	0	1:0]	4
0		0		0	LC K3	0	BS 3	0	OD R3	x	ID R3	0	PUPDR1[0	PUPDR1[3
0	AF R8[0	AF R0[0	LC K2	0	BS 2	0	OD R2	x	ID R2	0	1:0]	0	1:0]	2
0	3:0	0	3:0	0	LC K1	0	BS 1	0	OD R1	х	ID R1	0	PUPDR0[0	PUPDR0[1
0		0		0	LC K0	0	BS 0	0	OD R0	х	ID R0	0	1:0]	0	1:0]	0

Documents / Resources



ST RM0433 Reset And Clock Control [pdf] User Guide

RM0433 Reset And Clock Control, RM0433, Reset And Clock Control, And Clock Control, Clock Control, Control

References

- User Manual

Manuals+, Privacy Policy

This website is an independent publication and is neither affiliated with nor endorsed by any of the trademark owners. The "Bluetooth®" word mark and logos are registered trademarks owned by Bluetooth SIG, Inc. The "Wi-Fi®" word mark and logos are registered trademarks owned by the Wi-Fi Alliance. Any use of these marks on this website does not imply any affiliation with or endorsement.